On the public citation graph

Reducing the branch penalty in pipelined processors

https://doi.org/10.1109/2.68
0 signed · 105 inferred · view as graph

Inferred edges come from two machine sources: sweeps of open repository metadata (mostly SSRN and Zenodo), and a bulk OpenAlex citation snapshot. Every row below is labelled with the one it came from. Neither is a complete citation index — absence here is not evidence of absence.

Is this your work? Sign in with ORCID and put your name on the claims that are yours.
Claim with ORCID
Reference health. See whether every reference in this work resolves to a known work and none has been retracted — and get a dated CiteStamped badge you can embed.
See reference health

What this work says

Outgoing claims: the papers this work cites, builds on, or argues with.

inferredcites →https://doi.org/10.1109/mc.1974.6323457openalex-snapshot
A multiminiprocessor system implemented through pipelining
inferredcites →https://doi.org/10.1109/mc.1984.1658927openalex-snapshot
Branch Prediction Strategies and Branch Target Buffer Design
inferredcites →https://doi.org/10.1109/t-c.1972.223514openalex-snapshot
The Inhibition of Potential Parallelism by Conditional Jumps
inferredcites →https://doi.org/10.1117/12.932535openalex-snapshot
Architecture And Applications Of The HEP Multiprocessor Computer System
inferredcites →https://doi.org/10.1145/1014194.800941openalex-snapshot
Optimizing delayed branches
inferredcites →https://doi.org/10.1145/17356.17401openalex-snapshot
Highly concurrent scalar processing
inferredcites →https://doi.org/10.1145/17356.17402openalex-snapshot
Reducing the cost of branches
inferredcites →https://doi.org/10.1145/30350.30351openalex-snapshot
Branch folding in the CRISP microprocessor: reducing branch delay to zero
inferredcites →https://doi.org/10.1147/rd.273.0237openalex-snapshot
The 801 Minicomputer

What points at this work

Incoming claims: where this work appears in other papers’ reference lists and arguments.

inferred← citeshttps://doi.org/10.1002/cpe.3659openalex-snapshot
Dekker's mutual exclusion algorithm made RW‐safe
inferred← citeshttps://doi.org/10.1007/978-1-4757-2989-4_4openalex-snapshot
Control Flow: Branching and Control Hazards
inferred← citeshttps://doi.org/10.1007/978-3-540-77092-3_7openalex-snapshot
Compiler Support for Dynamic Pipeline Scaling
inferred← citeshttps://doi.org/10.1007/978-3-642-35473-1_63openalex-snapshot
Low Power Compiler Optimization for Pipelining Scaling
inferred← citeshttps://doi.org/10.1007/bfb0032943openalex-snapshot
Simulation of the MC88000 microprocessor system on a transputer network
inferred← citeshttps://doi.org/10.1007/s10766-013-0277-2openalex-snapshot
Evaluation of Speculation in Out-of-Order Execution of Synchronous Dataflow Networks
inferred← citeshttps://doi.org/10.1007/s11227-008-0224-yopenalex-snapshot
Profile-based dynamic pipeline scaling
inferred← citeshttps://doi.org/10.1016/0165-6074(90)90315-zopenalex-snapshot
Pipelining a memory based CISC processor
inferred← citeshttps://doi.org/10.1016/0165-6074(90)90331-3openalex-snapshot
Accelaration mechanisms for computer performance enhancements
inferred← citeshttps://doi.org/10.1016/0165-6074(93)90137-aopenalex-snapshot
Branch optimization of the TOOBSIE2 RISC-processor and classification
inferred← citeshttps://doi.org/10.1016/0165-6074(93)90263-kopenalex-snapshot
A survey of branch techniques in pipelined processors
inferred← citeshttps://doi.org/10.1016/0165-6074(95)00009-dopenalex-snapshot
The multi-associative branch target buffer: a cost effective BTB mechanism
inferred← citeshttps://doi.org/10.1016/0166-5316(94)90007-8openalex-snapshot
Design and evaluation of an instruction cache for reducing the cost of branches
inferred← citeshttps://doi.org/10.1016/0952-1976(90)90018-hopenalex-snapshot
MARS: a RISC-based architecture for Lisp
inferred← citeshttps://doi.org/10.1016/j.vlsi.2004.07.012openalex-snapshot
Low-power branch prediction techniques for VLIW architectures: a compiler-hints based approach
inferred← citeshttps://doi.org/10.1016/s1383-7621(98)00009-5openalex-snapshot
The Precomputed-Branch architecture: Efficient branches with compiler support
inferred← citeshttps://doi.org/10.1049/el:19940806openalex-snapshot
Branch-skipped pipelined microprocessor
inferred← citeshttps://doi.org/10.1049/ip-e.1991.0044openalex-snapshot
Analysis of branch handling strategies under hierarchical memory system
inferred← citeshttps://doi.org/10.1109/101.55331openalex-snapshot
FRISC-E: a 250-MIPS hybrid microprocessor
inferred← citeshttps://doi.org/10.1109/12.102835openalex-snapshot
Using horizontal prefetching to circumvent the jump problem
inferred← citeshttps://doi.org/10.1109/12.210179openalex-snapshot
Reducing branch delay to zero in pipelined processors
inferred← citeshttps://doi.org/10.1109/12.214687openalex-snapshot
Branch target buffer design and optimization
inferred← citeshttps://doi.org/10.1109/12.324540openalex-snapshot
Performance evaluation of a decoded instruction cache for variable instruction length computers
inferred← citeshttps://doi.org/10.1109/12.381956openalex-snapshot
Optimal 2-bit branch predictors
inferred← citeshttps://doi.org/10.1109/12.588060openalex-snapshot
Improving the accuracy of history-based branch prediction
inferred← citeshttps://doi.org/10.1109/12.628394openalex-snapshot
Multilevel optimization of pipelined caches
inferred← citeshttps://doi.org/10.1109/12.93745openalex-snapshot
Eliminating interlocks in deeply pipelined processors by delay enforced multistreaming
inferred← citeshttps://doi.org/10.1109/2.76259openalex-snapshot
The evolution of instruction sequencing
inferred← citeshttps://doi.org/10.1109/40.127582openalex-snapshot
Organization of the Motorola 88110 superscalar RISC microprocessor
inferred← citeshttps://doi.org/10.1109/40.16780openalex-snapshot
A digital signal processor with IEEE floating-point arithmetic
inferred← citeshttps://doi.org/10.1109/40.31487openalex-snapshot
A comparison of RISC architectures
inferred← citeshttps://doi.org/10.1109/40.85722openalex-snapshot
The Gmicro/100 32-bit microprocessor
inferred← citeshttps://doi.org/10.1109/5.48828openalex-snapshot
Computational models and resource allocation for supercomputers
inferred← citeshttps://doi.org/10.1109/acssc.1995.540528openalex-snapshot
New pipelined architecture for DSP
inferred← citeshttps://doi.org/10.1109/cacidi.2018.8584194openalex-snapshot
Principles of design, something of History and Trends, in architectures and operating systems (II. History)
inferred← citeshttps://doi.org/10.1109/cacidi.2018.8584373openalex-snapshot
Principles of Design, something of History and Trends, in architectures and operating systems (I. Operating Systems)
inferred← citeshttps://doi.org/10.1109/cmpcon.1992.186702openalex-snapshot
The Motorola 88110 Superscalar RISC microprocessor
inferred← citeshttps://doi.org/10.1109/cmpcon.1993.289656openalex-snapshot
The synergistic effect of thread scheduling and caching in multithreaded computers
inferred← citeshttps://doi.org/10.1109/eurmic.1994.390374openalex-snapshot
A study of associative dispatch in superscalar processors
inferred← citeshttps://doi.org/10.1109/hicss.1990.205094openalex-snapshot
Benchmark characterization for experimental system evaluation
inferred← citeshttps://doi.org/10.1109/hpca.2001.903271openalex-snapshot
Branch history guided instruction prefetching
inferred← citeshttps://doi.org/10.1109/iccd.1996.563559openalex-snapshot
Microarchitecture support for reducing branch penalty in a superscaler processor
inferred← citeshttps://doi.org/10.1109/iccd.1999.808578openalex-snapshot
Load-balancing branch target cache and prefetch buffer
inferred← citeshttps://doi.org/10.1109/isca.1989.714557openalex-snapshot
Comparing Software And Hardware Schemes For Reducing The Cost Of Branches
inferred← citeshttps://doi.org/10.1109/isca.1992.753310openalex-snapshot
Alternative Implementations of Two-Level Adaptive Branch Prediction
inferred← citeshttps://doi.org/10.1109/isca.1992.753315openalex-snapshot
Performance Optimization of Pipelined Primary Caches
inferred← citeshttps://doi.org/10.1109/isca.1994.288166openalex-snapshot
Fast and accurate instruction fetch and branch prediction
inferred← citeshttps://doi.org/10.1109/mascot.1998.693711openalex-snapshot
Dynamic schemes for speculative execution of code
inferred← citeshttps://doi.org/10.1109/micro.1990.151436openalex-snapshot
Optimization on instruction reorganization
inferred← citeshttps://doi.org/10.1109/micro.1992.697008openalex-snapshot
Y-pipe: A Conditional Branching Scheme Without Pipeline Delays
inferred← citeshttps://doi.org/10.1109/micro.1992.697009openalex-snapshot
A Comprehensive Instruction Fetch Mechanism For A Processor Supporting Speculative Execution
inferred← citeshttps://doi.org/10.1109/micro.1992.697021openalex-snapshot
Toward Zero-cost Branches Using Instruction Registers
inferred← citeshttps://doi.org/10.1109/micro61859.2024.00112openalex-snapshot
SuperCore: An Ultra-Fast Superconducting Processor for Cryogenic Applications
inferred← citeshttps://doi.org/10.1109/spdp.1990.143639openalex-snapshot
Context streams a theoretical basis for a generic form of MIMD pipelining
inferred← citeshttps://doi.org/10.1109/tai.1989.65321openalex-snapshot
MARS-a RISC-based architecture for LISP
inferred← citeshttps://doi.org/10.1109/tron.1991.213104openalex-snapshot
The approach to multiple instruction execution in the GMICRO/400 processor
inferred← citeshttps://doi.org/10.1109/tron.1994.378609openalex-snapshot
A 32-bit superscalar microprocessor G/sub MICRO//400 for embedded systems
inferred← citeshttps://doi.org/10.1109/vlsid.2014.31openalex-snapshot
Pipelined Non-strobed Sensing Scheme for Lowering BL Swing in Nano-scale Memories
inferred← citeshttps://doi.org/10.1109/vtsa.1989.68647openalex-snapshot
MARS-Multiprocessor architecture reconciling symbolic with numerical processing-a CPU ensemble with zero-delay branch/jump
inferred← citeshttps://doi.org/10.1145/106972.106977openalex-snapshot
Reducing the branch penalty by rearranging instructions in a double-width memory
inferred← citeshttps://doi.org/10.1145/106973.106977openalex-snapshot
Reducing the branch penalty by rearranging instructions in a double-width memory
inferred← citeshttps://doi.org/10.1145/106974.106977openalex-snapshot
Reducing the branch penalty by rearranging instructions in a double-width memory
inferred← citeshttps://doi.org/10.1145/106975.106977openalex-snapshot
Reducing the branch penalty by rearranging instructions in a double-width memory
inferred← citeshttps://doi.org/10.1145/115952.115957openalex-snapshot
Branch history table prediction of moving target branches due to subroutine returns
inferred← citeshttps://doi.org/10.1145/115953.115957openalex-snapshot
Branch history table prediction of moving target branches due to subroutine returns
inferred← citeshttps://doi.org/10.1145/122576.122578openalex-snapshot
DSNS (dynamically-hazard-resolved statically-code-scheduled, nonuniform superscalar)
inferred← citeshttps://doi.org/10.1145/123465.123475openalex-snapshot
Two-level adaptive training branch prediction
inferred← citeshttps://doi.org/10.1145/139669.139707openalex-snapshot
Performance evaluation of a decoded instruction cache for variable instruction-length computers
inferred← citeshttps://doi.org/10.1145/139669.139709openalex-snapshot
Alternative implementations of two-level adaptive branch prediction
inferred← citeshttps://doi.org/10.1145/139669.139726openalex-snapshot
Performance optimization of pipelined primary cache
inferred← citeshttps://doi.org/10.1145/144965.145015openalex-snapshot
Y-Pipe
inferred← citeshttps://doi.org/10.1145/144965.145016openalex-snapshot
A comprehensive instruction fetch mechanism for a processor supporting speculative execution
inferred← citeshttps://doi.org/10.1145/144965.145810openalex-snapshot
Toward zero-cost branches using instruction registers
inferred← citeshttps://doi.org/10.1145/146628.139707openalex-snapshot
Performance evaluation of a decoded instruction cache for variable instruction-length computers
inferred← citeshttps://doi.org/10.1145/146628.139709openalex-snapshot
Alternative implementations of two-level adaptive branch prediction
inferred← citeshttps://doi.org/10.1145/146628.139726openalex-snapshot
Performance optimization of pipelined primary cache
inferred← citeshttps://doi.org/10.1145/174675.177973openalex-snapshot
Reducing indirect function call overhead in C++ programs
inferred← citeshttps://doi.org/10.1145/191995.192011openalex-snapshot
Fast and accurate instruction fetch and branch prediction
inferred← citeshttps://doi.org/10.1145/192007.192011openalex-snapshot
Fast and accurate instruction fetch and branch prediction
inferred← citeshttps://doi.org/10.1145/195470.195549openalex-snapshot
Improving the accuracy of static branch prediction using branch correlation
inferred← citeshttps://doi.org/10.1145/195473.195549openalex-snapshot
Improving the accuracy of static branch prediction using branch correlation
inferred← citeshttps://doi.org/10.1145/2451116.2451143openalex-snapshot
Discerning the dominant out-of-order performance advantage
inferred← citeshttps://doi.org/10.1145/2490301.2451143openalex-snapshot
Discerning the dominant out-of-order performance advantage
inferred← citeshttps://doi.org/10.1145/2499368.2451143openalex-snapshot
Discerning the dominant out-of-order performance advantage
inferred← citeshttps://doi.org/10.1145/255129.255135openalex-snapshot
A basic architecture supporting LGDG computation
inferred← citeshttps://doi.org/10.1145/285930.286004openalex-snapshot
Alternative implementations of two-level adaptive branch prediction
inferred← citeshttps://doi.org/10.1145/333554.333556openalex-snapshot
Achieving the best performance on superscalar processors
inferred← citeshttps://doi.org/10.1145/381792.195549openalex-snapshot
Improving the accuracy of static branch prediction using branch correlation
inferred← citeshttps://doi.org/10.1145/74925.74951openalex-snapshot
Comparing software and hardware schemes for reducing the cost of branches
inferred← citeshttps://doi.org/10.1145/74926.74951openalex-snapshot
Comparing software and hardware schemes for reducing the cost of branches
inferred← citeshttps://doi.org/10.1145/77726.255135openalex-snapshot
A basic architecture supporting LGDG computation
inferred← citeshttps://doi.org/10.1201/9780429171529-22openalex-snapshot
Performance Enhancements
inferred← citeshttps://doi.org/10.5555/224659.224696openalex-snapshot
The influence of branch prediction table interference on branch prediction scheme performance
inferred← citeshttps://doi.org/10.5555/255237.255264openalex-snapshot
Optimization on instruction reorganization
inferred← citeshttps://doi.org/10.5753/sbac-pad.1996.19816openalex-snapshot
Um Gerador Automático de Código para Arquiteturas VLIW com Capacidade de Execução Condicional
inferred← citeshttps://doi.org/10.59743/aujas.v6i5.1059openalex-snapshot
Combining the Forwarding with Delay Slots Operations to Avoid the Branch Misprediction Penalty in Superscalar Processors
Editorial review for independent work. ICSAC — the Institute for Complexity Science and Advanced Computing — runs a structured editorial panel for researchers publishing outside journals, and publishes on CiteStamp rails. Submission is free and goes through ORCID: icsacinstitute.org/submit.