On the public citation graph
PFC: Privacy Preserving FPGA Cloud - A Case Study of MapReduce
0 signed · 62 inferred · view as graph
Inferred edges come from two machine sources: sweeps of open repository metadata (mostly SSRN and Zenodo), and a bulk OpenAlex citation snapshot. Every row below is labelled with the one it came from. Neither is a complete citation index — absence here is not evidence of absence.
Is this your work? Sign in with ORCID and put your name on the
claims that are yours.
Reference health. See whether every reference in this work resolves to a
known work and none has been retracted — and get a dated CiteStamped
badge you can embed.
What this work says
Outgoing claims: the papers this work cites, builds on, or argues with.
inferredcites →https://doi.org/10.1007/11545262_30openalex-snapshot
Efficient Hardware for the Tate Pairing Calculation in Characteristic Three
inferredcites →https://doi.org/10.1007/3-540-36400-5_38openalex-snapshot
Hardware Implementation of Finite Fields of Characteristic Three
inferredcites →https://doi.org/10.1007/3-540-44709-1_7openalex-snapshot
High Performance Single-Chip FPGA Rijndael Algorithm Implementations
inferredcites →https://doi.org/10.1007/3-540-45682-1_15openalex-snapshot
A Compact Rijndael Hardware Architecture with S-Box Optimization
inferredcites →https://doi.org/10.1007/3-540-45682-1_29openalex-snapshot
Supersingular Curves in Cryptography
inferredcites →https://doi.org/10.1007/978-3-540-24676-3_30openalex-snapshot
Public Key Encryption with Keyword Search
inferredcites →https://doi.org/10.1007/978-3-540-30117-2_90openalex-snapshot
FPGA Acceleration of Rigid Molecule Interactions
inferredcites →https://doi.org/10.1007/978-3-540-40061-5_7openalex-snapshot
Tate Pairing Implementation for Hyperelliptic Curves y 2 = x p – x + d
inferredcites →https://doi.org/10.1007/978-3-540-74143-5_30openalex-snapshot
Deterministic and Efficiently Searchable Encryption
inferredcites →https://doi.org/10.1007/978-3-540-74735-2_5openalex-snapshot
FPGA Intrinsic PUFs and Their Use for IP Protection
inferredcites →https://doi.org/10.1007/978-3-540-78440-1_21openalex-snapshot
Unidirectional Chosen-Ciphertext Secure Proxy Re-encryption
inferredcites →https://doi.org/10.1007/978-3-540-89754-5_11openalex-snapshot
Type-Based Proxy Re-encryption and Its Construction
inferredcites →https://doi.org/10.1007/978-3-642-01001-9_13openalex-snapshot
Order-Preserving Symmetric Encryption
inferredcites →https://doi.org/10.1007/978-3-642-13190-5_2openalex-snapshot
Fully Homomorphic Encryption over the Integers
inferredcites →https://doi.org/10.1007/978-3-642-22792-9_33openalex-snapshot
Order-Preserving Encryption Revisited: Improved Security Analysis and Alternative Solutions
inferredcites →https://doi.org/10.1007/bfb0054122openalex-snapshot
Divertible protocols and atomic proxy cryptography
inferredcites →https://doi.org/10.1007/s00145-004-0315-8openalex-snapshot
The Weil Pairing, and Its Efficient Calculation
inferredcites →https://doi.org/10.1080/15427951.2009.10129177openalex-snapshot
Community Structure in Large Networks: Natural Cluster Sizes and the Absence of Large Well-Defined Clusters
inferredcites →https://doi.org/10.1109/43.952740openalex-snapshot
Constraint-based watermarking techniques for design IP protection
inferredcites →https://doi.org/10.1109/dac.1999.782152openalex-snapshot
Robust FPGA intellectual property protection through multiple small watermarks
inferredcites →https://doi.org/10.1109/focs.2011.12openalex-snapshot
Efficient Fully Homomorphic Encryption from (Standard) LWE
inferredcites →https://doi.org/10.1109/fpl.2008.4629954openalex-snapshot
FPGA acceleration of quasi-Monte Carlo in finance
inferredcites →https://doi.org/10.1109/fpt.2006.270314openalex-snapshot
FPGA acceleration of the tate pairing in characteristic 2
inferredcites →https://doi.org/10.1109/fpt.2008.4762385openalex-snapshot
Netlist-level IP protection by watermarking for LUT-based FPGAs
inferredcites →https://doi.org/10.1109/hst.2008.4559053openalex-snapshot
Extended abstract: The butterfly PUF protecting IP on every FPGA
inferredcites →https://doi.org/10.1109/secpri.2000.848445openalex-snapshot
Practical techniques for searches on encrypted data
inferredcites →https://doi.org/10.1109/tc.2008.103openalex-snapshot
Algorithms and Arithmetic Operators for Computing the ηT Pairing in Characteristic Three
inferredcites →https://doi.org/10.1145/1127345.1127346openalex-snapshot
Improved proxy re-encryption schemes with applications to secure distributed storage
inferredcites →https://doi.org/10.1145/1315245.1315269openalex-snapshot
Chosen-ciphertext secure proxy re-encryption
inferredcites →https://doi.org/10.1145/1536414.1536440openalex-snapshot
Fully homomorphic encryption using ideal lattices
inferredcites →https://doi.org/10.1145/309847.310080openalex-snapshot
Robust FPGA intellectual property protection through multiple small watermarks
inferredcites →https://doi.org/10.1145/564691.564717openalex-snapshot
Executing SQL over encrypted data in the database-service-provider model
inferredcites →https://doi.org/10.1145/611817.611849openalex-snapshot
A methodology to implement block ciphers in reconfigurable hardware and its application to fast and compact AES RIJNDAEL
What points at this work
Incoming claims: where this work appears in other papers’ reference lists and arguments.
inferred← citeshttps://doi.org/10.1007/978-3-030-58817-5_39openalex-snapshot
Industry 4.0 CAMI: An Elastic Cloud Zynq UltraScale FPGA Metering Architecture
inferred← citeshttps://doi.org/10.1007/978-3-319-27763-9_4openalex-snapshot
Security Theories and Practices for Big Data
inferred← citeshttps://doi.org/10.1016/j.cosrev.2016.05.001openalex-snapshot
Security and privacy aspects in MapReduce on clouds: A survey
inferred← citeshttps://doi.org/10.1016/j.jnca.2017.03.005openalex-snapshot
Proxy Re-Encryption: Analysis of constructions and its application to secure access delegation
inferred← citeshttps://doi.org/10.1109/access.2023.3261802openalex-snapshot
A Survey of Trusted Computing Solutions Using FPGAs
inferred← citeshttps://doi.org/10.1109/acsac63791.2024.00027openalex-snapshot
T-Edge: Trusted Heterogeneous Edge Computing
inferred← citeshttps://doi.org/10.1109/bloc.2019.8751364openalex-snapshot
FPGALedger: FPGA based Decentralized Ledger for Enterprise Applications
inferred← citeshttps://doi.org/10.1109/ccoms.2017.8075265openalex-snapshot
Research on Cloud Storage Technology Based on FPGA
inferred← citeshttps://doi.org/10.1109/cloud.2015.79openalex-snapshot
Another Look at Secure Big Data Processing: Formal Framework and a Potential Approach
inferred← citeshttps://doi.org/10.1109/cloudcom.2016.0018openalex-snapshot
Disaggregated FPGAs: Network Performance Comparison against Bare-Metal Servers, Virtual Machines and Linux Containers
inferred← citeshttps://doi.org/10.1109/fpl.2014.6927414openalex-snapshot
Privacy preserving large scale DNA read-mapping in MapReduce framework using FPGAs
inferred← citeshttps://doi.org/10.1109/isvlsi.2014.49openalex-snapshot
Removing the Root of Trust: Secure Oblivious Key Establishment for FPGAs
inferred← citeshttps://doi.org/10.1109/jiot.2018.2864513openalex-snapshot
FPGA-Based Symmetric Re-Encryption Scheme to Secure Data Processing for Cloud-Integrated Internet of Things
inferred← citeshttps://doi.org/10.1109/la-cci48322.2021.9769794openalex-snapshot
A Survey on Security Concerns and Their Actual Solutions for using FPGAs in Cloud Computing
inferred← citeshttps://doi.org/10.1109/mcom.2019.1800506openalex-snapshot
Acceleration at the Edge for Supporting SMEs Security: The FORTIKA Paradigm
inferred← citeshttps://doi.org/10.1109/reconfig.2014.7032537openalex-snapshot
LUT based secure cloud computing — An implementation using FPGAs
inferred← citeshttps://doi.org/10.1109/tdsc.2019.2933214openalex-snapshot
Secure Computing Enclaves Using FPGAs
inferred← citeshttps://doi.org/10.1109/trustcom50675.2020.00118openalex-snapshot
FPGA Based Blockchain System for Industrial IoT
inferred← citeshttps://doi.org/10.1109/tvlsi.2019.2919644openalex-snapshot
The Costs of Confidentiality in Virtualized FPGAs
inferred← citeshttps://doi.org/10.1145/3329861openalex-snapshot
A Protection and Pay-per-use Licensing Scheme for On-cloud FPGA Circuit IPs
inferred← citeshttps://doi.org/10.1145/3340557openalex-snapshot
Recent Attacks and Defenses on FPGA-based Systems
inferred← citeshttps://doi.org/10.1145/3503222.3507733openalex-snapshot
ShEF: shielded enclaves for cloud FPGAs
inferred← citeshttps://doi.org/10.1201/9781003337492-4openalex-snapshot
The FORTIKA Accelerated Edge Solution for Automating SMEs Security
inferred← citeshttps://doi.org/10.3390/electronics12020382openalex-snapshot
Information Systems Strategy and Security Policy: A Conceptual Framework
inferred← citeshttps://doi.org/10.3390/fi12040064openalex-snapshot
Revisiting the High-Performance Reconfigurable Computing for Future Datacenters
inferred← citeshttps://doi.org/10.48550/arxiv.1712.04771openalex-snapshot
Reconfigurable Hardware Accelerators: Opportunities, Trends, and Challenges
inferred← citeshttps://doi.org/10.48550/arxiv.2005.04867openalex-snapshot
Security of Cloud FPGAs: A Survey
Editorial review for independent work. ICSAC — the Institute for Complexity
Science and Advanced Computing — runs a structured editorial panel for researchers
publishing outside journals, and publishes on CiteStamp rails. Submission is free
and goes through ORCID: icsacinstitute.org/submit.