On the public citation graph

Low Cost Task Migration Initiation in a Heterogeneous MP-SoC

0 signed · 39 inferred · view as graph

Inferred edges come from two machine sources: sweeps of open repository metadata (mostly SSRN and Zenodo), and a bulk OpenAlex citation snapshot. Every row below is labelled with the one it came from. Neither is a complete citation index — absence here is not evidence of absence.

Is this your work? Sign in with ORCID and put your name on the claims that are yours.
Claim with ORCID
Reference health. See whether every reference in this work resolves to a known work and none has been retracted — and get a dated CiteStamped badge you can embed.
See reference health

What this work says

Outgoing claims: the papers this work cites, builds on, or argues with.

inferredcites →https://doi.org/10.1002/(sici)1097-024x(199805)28:6<611::aid-spe169>3.0.co;2-fopenalex-snapshot
Heterogeneous process migration: the Tui system
inferredcites →https://doi.org/10.1109/ipdps.2002.1015547openalex-snapshot
Compile/run-time support for thread migration
inferredcites →https://doi.org/10.1109/ipdps.2003.1213213openalex-snapshot
An approach to heterogeneous process state capture/recovery to achieve minimum performance overhead during normal execution
inferredcites →https://doi.org/10.18130/v3pj35openalex-snapshot
Process Introspection: A Heterogeneous Checkpoint/Restart Mechanism Based on Automatic Code Modification

What points at this work

Incoming claims: where this work appears in other papers’ reference lists and arguments.

inferred← citeshttps://doi.org/10.1002/spe.1156openalex-snapshot
Current techniques and future trends in embedded system's virtualization
inferred← citeshttps://doi.org/10.1007/11802839_19openalex-snapshot
Run-Time Resources Management on Coarse Grained, Packet-Switching Reconfigurable Architecture: A Case Study Through the APACHES’ Platform
inferred← citeshttps://doi.org/10.1007/978-94-007-0083-3_4openalex-snapshot
Resource Management
inferred← citeshttps://doi.org/10.1007/978-94-007-1488-5_6openalex-snapshot
Adaptive Task Migration Policies for Thermal Control in MPSoCs
inferred← citeshttps://doi.org/10.1016/j.heliyon.2019.e01998openalex-snapshot
A real-time virtual machine for task placement in loosely-coupled computer systems
inferred← citeshttps://doi.org/10.1016/j.sysarc.2007.10.002openalex-snapshot
Analyzing composability of applications on MPSoC platforms
inferred← citeshttps://doi.org/10.1049/iet-cdt.2010.0030openalex-snapshot
Linking run-time resource management of embedded multi-core platforms with automated design-time exploration
inferred← citeshttps://doi.org/10.1049/iet-cdt:20060031openalex-snapshot
Design-time application mapping and platform exploration for MP-SoC customised run-time management
inferred← citeshttps://doi.org/10.1109/cbsec.2012.24openalex-snapshot
An RTOS Methodology for NoC Based Systems' Support -- The HellfireOS Case Study
inferred← citeshttps://doi.org/10.1109/date.2006.243952openalex-snapshot
Supporting Task Migration in Multi-Processor Systems-on-Chip: A Feasibility Study
inferred← citeshttps://doi.org/10.1109/ddecs.2006.1649568openalex-snapshot
A contextual resources use: a proof of concept through the APACHES' platform
inferred← citeshttps://doi.org/10.1109/estmed.2006.321271openalex-snapshot
Resource Manager for Non-preemptive Heterogeneous Multiprocessor System-on-chip
inferred← citeshttps://doi.org/10.1109/estmed.2007.4375803openalex-snapshot
Impact of Task Migration on Streaming Multimedia for Embedded Multiprocessors: A Quantitative Evaluation
inferred← citeshttps://doi.org/10.1109/iccca.2012.6179171openalex-snapshot
Multiple task migration in mesh network on chips over virtual point-to-point connections
inferred← citeshttps://doi.org/10.1109/iccd.2012.6378616openalex-snapshot
Task model suitable for dynamic load balancing of real-time applications in NoC-based MPSoCs
inferred← citeshttps://doi.org/10.1109/icsamos.2006.300812openalex-snapshot
Pareto-Based Application Specification for MP-SoC Customized Run-Time Management
inferred← citeshttps://doi.org/10.1109/iscas.2012.6272114openalex-snapshot
Proposal and evaluation of a task migration protocol for NoC-based MPSoCs
inferred← citeshttps://doi.org/10.1109/isqed.2011.5770725openalex-snapshot
Virtual Hellfire Hypervisor: Extending Hellfire Framework for embedded virtualization support
inferred← citeshttps://doi.org/10.1109/isvlsi.2010.39openalex-snapshot
Adaptive Task Migration Policies for Thermal Control in MPSoCs
inferred← citeshttps://doi.org/10.1109/pdp.2011.71openalex-snapshot
Task Migration in Mesh NoCs over Virtual Point-to-Point Connections
inferred← citeshttps://doi.org/10.1109/reconfig.2009.37openalex-snapshot
Multiprocessor Task Migration Implementation in a Reconfigurable Platform
inferred← citeshttps://doi.org/10.1109/rsp.2010.5656430openalex-snapshot
Embedded systems' virtualization: The next challenge?
inferred← citeshttps://doi.org/10.1109/samos.2015.7363676openalex-snapshot
Hardware task migration module for improved fault tolerance and predictability
inferred← citeshttps://doi.org/10.1109/tsmc.2015.2423653openalex-snapshot
Effective Approaches to Adaptive Collaboration via Dynamic Role Assignment
inferred← citeshttps://doi.org/10.1109/vlsisoc.2007.4402516openalex-snapshot
Impact of task migration in NoC-based MPSoCs for soft real-time applications
inferred← citeshttps://doi.org/10.1145/1284480.1284557openalex-snapshot
A hybrid memory organization to enhance task migration and dynamic task allocation in NoC-based MPSoCs
inferred← citeshttps://doi.org/10.1145/1878961.1879014openalex-snapshot
A task remapping technique for reliable multi-core embedded systems
inferred← citeshttps://doi.org/10.1145/2362374.2362381openalex-snapshot
Enabling Adaptive Techniques in Heterogeneous MPSoCs Based on Virtualization
inferred← citeshttps://doi.org/10.1145/2429384.2429492openalex-snapshot
Fine-grained hardware/software methodology for process migration in MPSoCs
inferred← citeshttps://doi.org/10.11606/t.3.2016.tde-31122015-104807openalex-snapshot
Mapeamento e posicionamento de módulos processantes em sistemas dinamicamente reconfiguráveis baseados em redes intrachip.
inferred← citeshttps://doi.org/10.1504/ijista.2016.080107openalex-snapshot
Two-steps into energy consumption optimisation due to the mapping of multimedia application to network on chip architecture
inferred← citeshttps://doi.org/10.32657/10356/72031openalex-snapshot
Usage-pattern-based scheduling schemes for power optimization in multi-core systems
inferred← citeshttps://doi.org/10.3990/1.9789036530217openalex-snapshot
On run-time exploitation of concurrency
inferred← citeshttps://doi.org/10.5555/1322109.1322122openalex-snapshot
Resource Manager for Non-preemptive Heterogeneous Multiprocessor System-on-chip
inferred← citeshttps://doi.org/10.6100/ir633897openalex-snapshot
Run-time management for future MPSoC platforms
Editorial review for independent work. ICSAC — the Institute for Complexity Science and Advanced Computing — runs a structured editorial panel for researchers publishing outside journals, and publishes on CiteStamp rails. Submission is free and goes through ORCID: icsacinstitute.org/submit.