On the public citation graph

Automatic Library Generation for BLAS3 on GPUs

0 signed · 59 inferred · view as graph

Inferred edges come from two machine sources: sweeps of open repository metadata (mostly SSRN and Zenodo), and a bulk OpenAlex citation snapshot. Every row below is labelled with the one it came from. Neither is a complete citation index — absence here is not evidence of absence.

Is this your work? Sign in with ORCID and put your name on the claims that are yours.
Claim with ORCID
Reference health. See whether every reference in this work resolves to a known work and none has been retracted — and get a dated CiteStamped badge you can embed.
See reference health

What this work says

Outgoing claims: the papers this work cites, builds on, or argues with.

inferredcites →https://doi.org/10.1007/11587514_4openalex-snapshot
A Practical Method for Quickly Evaluating Program Optimizations
inferredcites →https://doi.org/10.1007/978-1-4615-4337-4openalex-snapshot
Loop Tiling for Parallelism
inferredcites →https://doi.org/10.1007/978-3-540-69330-7_10openalex-snapshot
A Language for the Compact Representation of Multiple Program Versions
inferredcites →https://doi.org/10.1007/978-3-540-72521-3_14openalex-snapshot
Iterative Compilation with Kernel Exploration
inferredcites →https://doi.org/10.1007/978-3-540-92990-1_5openalex-snapshot
Collective Optimization
inferredcites →https://doi.org/10.1007/978-3-642-11970-5_14openalex-snapshot
Automatic C-to-CUDA Code Generation for Affine Programs
inferredcites →https://doi.org/10.1007/978-3-642-13374-9_4openalex-snapshot
Loop Transformation Recipes for Code Generation and Auto-Tuning
inferredcites →https://doi.org/10.1007/bfb0094916openalex-snapshot
A feasibility study in iterative compilation
inferredcites →https://doi.org/10.1007/s10766-006-0012-3openalex-snapshot
Semi-Automatic Composition of Loop Transformations for Deep Parallelism and Memory Hierarchies
inferredcites →https://doi.org/10.1016/j.parco.2008.12.006openalex-snapshot
Optimization of sparse matrix-vector multiplication on emerging multicore platforms
inferredcites →https://doi.org/10.1016/j.ygyno.2004.11.017openalex-snapshot
inferredcites →https://doi.org/10.1016/s0167-8191(00)00087-9openalex-snapshot
Automated empirical optimizations of software and the ATLAS project
inferredcites →https://doi.org/10.1088/1742-6596/180/1/012037openalex-snapshot
Numerical linear algebra on emerging architectures: The PLASMA and MAGMA projects
inferredcites →https://doi.org/10.1109/cgo.2005.10openalex-snapshot
Combining Models and Guided Empirical Search to Optimize for Multiple Levels of the Memory Hierarchy
inferredcites →https://doi.org/10.1109/cgo.2006.37openalex-snapshot
Using Machine Learning to Focus Iterative Optimization
inferredcites →https://doi.org/10.1109/cgo.2011.5764679openalex-snapshot
Extendable pattern-oriented optimization directives
inferredcites →https://doi.org/10.1109/ipdps.2009.5160988openalex-snapshot
A cross-input adaptive framework for GPU program optimizations
inferredcites →https://doi.org/10.1109/ipdps.2009.5161054openalex-snapshot
A scalable auto-tuning framework for compiler optimization
inferredcites →https://doi.org/10.1109/jproc.2004.840306openalex-snapshot
SPIRAL: Code Generation for DSP Transforms
inferredcites →https://doi.org/10.1109/sc.2008.5214359openalex-snapshot
Benchmarking GPUs to tune dense linear algebra
inferredcites →https://doi.org/10.1109/sc.2008.5222004openalex-snapshot
Stencil computation optimization and auto-tuning on state-of-the-art multicore architectures
inferredcites →https://doi.org/10.1145/1345206.1345210openalex-snapshot
Automatic data movement and computation mapping for multi-level parallel architectures with explicitly managed memories
inferredcites →https://doi.org/10.1145/301618.301661openalex-snapshot
A fast Fourier transform compiler
inferredcites →https://doi.org/10.1145/314403.314414openalex-snapshot
Optimizing for reduced code space using genetic algorithms
inferredcites →https://doi.org/10.1145/780731.780735openalex-snapshot
Finding effective optimization phase sequences
inferredcites →https://doi.org/10.1145/780732.780735openalex-snapshot
Finding effective optimization phase sequences
inferredcites →https://doi.org/10.1145/780822.781140openalex-snapshot
A comparison of empirical and model-driven optimization
inferredcites →https://doi.org/10.1145/781131.781140openalex-snapshot
A comparison of empirical and model-driven optimization
inferredcites →https://doi.org/10.1145/996841.996864openalex-snapshot
Inducing heuristics to decide whether to schedule
inferredcites →https://doi.org/10.1145/997163.997196openalex-snapshot
Finding effective compilation sequences
inferredcites →https://doi.org/10.5555/1413370.1413375openalex-snapshot
Stencil computation optimization and auto-tuning on state-of-the-art multicore architectures
inferredcites →https://doi.org/10.5555/1413370.1413402openalex-snapshot
Benchmarking GPUs to tune dense linear algebra
inferredcites →https://doi.org/10.5555/2190025.2190058openalex-snapshot
Extendable pattern-oriented optimization directives

What points at this work

Incoming claims: where this work appears in other papers’ reference lists and arguments.

inferred← citeshttps://doi.org/10.1007/978-3-642-23397-5_40openalex-snapshot
Model-Driven Tile Size Selection for DOACROSS Loops on GPUs
inferred← citeshttps://doi.org/10.1007/s11390-013-1409-2openalex-snapshot
Dynamic I/O-Aware Scheduling for Batch-Mode Applications on Chip Multiprocessor Systems of Cluster Platforms
inferred← citeshttps://doi.org/10.1007/s11390-014-1447-4openalex-snapshot
OpenMC: Towards Simplifying Programming for TianHe Supercomputers
inferred← citeshttps://doi.org/10.1109/cgo.2017.7863734openalex-snapshot
Automatic generation of fast BLAS3-GEMM: A portable compiler approach
inferred← citeshttps://doi.org/10.1109/icpp.2013.16openalex-snapshot
Adaptive Runtime Selection for GPU
inferred← citeshttps://doi.org/10.1109/icpp.2015.29openalex-snapshot
Design and Implementation of a Highly Efficient DGEMM for 64-Bit ARMv8 Multi-core Processors
inferred← citeshttps://doi.org/10.1109/icpp.2017.51openalex-snapshot
Towards Highly Efficient DGEMM on the Emerging SW26010 Many-Core Processor
inferred← citeshttps://doi.org/10.1109/inpar.2012.6339595openalex-snapshot
Auto-tuning a high-level language targeted to GPU codes
inferred← citeshttps://doi.org/10.1109/pact.2013.6618817openalex-snapshot
The case for a scalable coherence protocol for complex on-chip cache hierarchies in many core systems
inferred← citeshttps://doi.org/10.1109/tpds.2011.311openalex-snapshot
Autotuning GEMM Kernels for the Fermi GPU
inferred← citeshttps://doi.org/10.1109/tpds.2012.242openalex-snapshot
LU Factorization with Partial Pivoting for a Multicore System with Accelerators
inferred← citeshttps://doi.org/10.1109/tpds.2015.2442983openalex-snapshot
Predicting Cross-Core Performance Interference on Multicore Processors with Regression Analysis
inferred← citeshttps://doi.org/10.1145/2212908.2212938openalex-snapshot
Parameterized micro-benchmarking
inferred← citeshttps://doi.org/10.1145/2400682.2400690openalex-snapshot
A script-based autotuning compiler system to generate high-performance CUDA code
inferred← citeshttps://doi.org/10.1145/2400682.2400694openalex-snapshot
Layout-oblivious compiler optimization for matrix computations
inferred← citeshttps://doi.org/10.1145/2503210.2503219openalex-snapshot
AUGEM
inferred← citeshttps://doi.org/10.1145/2627373.2627387openalex-snapshot
Loo.py
inferred← citeshttps://doi.org/10.1145/2751205.2751236openalex-snapshot
Hadoop+
inferred← citeshttps://doi.org/10.1145/2774959.2774969openalex-snapshot
Loo.py: from fortran to performance via transformation and substitution rules
inferred← citeshttps://doi.org/10.1145/3205289.3205306openalex-snapshot
Revisiting Loop Tiling for Datacenters
inferred← citeshttps://doi.org/10.1145/3274654openalex-snapshot
SCP
inferred← citeshttps://doi.org/10.1145/3302516.3307350openalex-snapshot
PPOpenCL: a performance-portable OpenCL compiler with host and kernel thread code fusion
inferred← citeshttps://doi.org/10.1177/1094342013493644openalex-snapshot
Towards making autotuning mainstream
inferred← citeshttps://doi.org/10.3390/electronics10161984openalex-snapshot
NUMA-Aware DGEMM Based on 64-Bit ARMv8 Multicore Processors Architecture
inferred← citeshttps://doi.org/10.3390/electronics7120359openalex-snapshot
Hybrid-Grained Dynamic Load Balanced GEMM on NUMA Architectures
inferred← citeshttps://doi.org/10.5555/3049832.3049846openalex-snapshot
Automatic generation of fast BLAS3-GEMM: a portable compiler approach
Editorial review for independent work. ICSAC — the Institute for Complexity Science and Advanced Computing — runs a structured editorial panel for researchers publishing outside journals, and publishes on CiteStamp rails. Submission is free and goes through ORCID: icsacinstitute.org/submit.