On the public citation graph
Design and Implementation of the Linpack Benchmark for Single and Multi-node Systems Based on Intel® Xeon Phi Coprocessor
0 signed · 137 inferred · view as graph
Inferred edges come from two machine sources: sweeps of open repository metadata (mostly SSRN and Zenodo), and a bulk OpenAlex citation snapshot. Every row below is labelled with the one it came from. Neither is a complete citation index — absence here is not evidence of absence.
Is this your work? Sign in with ORCID and put your name on the
claims that are yours.
Reference health. See whether every reference in this work resolves to a
known work and none has been retracted — and get a dated CiteStamped
badge you can embed.
What this work says
Outgoing claims: the papers this work cites, builds on, or argues with.
inferredcites →https://doi.org/10.1007/978-3-540-75755-9_1openalex-snapshot
The Impact of Multicore on Math Software
inferredcites →https://doi.org/10.1007/s00450-011-0161-5openalex-snapshot
Optimized HPL for AMD GPU and multi-core CPU usage
inferredcites →https://doi.org/10.1007/s00450-011-0169-xopenalex-snapshot
Designing and dynamically load balancing hybrid LU for multi/many-core
inferredcites →https://doi.org/10.1109/cluster.2010.12openalex-snapshot
Adaptive Optimization for Petascale Heterogeneous CPU/GPU Computing
inferredcites →https://doi.org/10.1109/ipdps.2010.5470353openalex-snapshot
Linpack evaluation on a supercomputer with heterogeneous accelerators
inferredcites →https://doi.org/10.1109/ipdpsw.2010.5470941openalex-snapshot
Dense linear algebra solvers for multicore with GPU accelerators
inferredcites →https://doi.org/10.1109/jproc.2004.840444openalex-snapshot
Is Search Really Necessary to Generate High-Performance BLAS?
inferredcites →https://doi.org/10.1109/mcse.2009.207openalex-snapshot
The libflame Library for Dense Matrix Computations
inferredcites →https://doi.org/10.1145/1356052.1356053openalex-snapshot
Anatomy of high-performance matrix multiplication
inferredcites →https://doi.org/10.1145/1377603.1377607openalex-snapshot
High-performance implementation of the level-3 BLAS
inferredcites →https://doi.org/10.1145/1513895.1513901openalex-snapshot
Accelerating linpack with CUDA on heterogenous clusters
inferredcites →https://doi.org/10.1145/2312005.2312025openalex-snapshot
A scalable framework for heterogeneous GPU-based clusters
What points at this work
Incoming claims: where this work appears in other papers’ reference lists and arguments.
inferred← citeshttps://doi.org/10.1002/9781119818298.ch3openalex-snapshot
The Plural Many‐core Architecture – High Performance at Low Power
inferred← citeshttps://doi.org/10.1002/cpe.3507openalex-snapshot
Communication‐hiding programming for clusters with multi‐coprocessor nodes
inferred← citeshttps://doi.org/10.1002/cpe.3514openalex-snapshot
Data mining on vast data sets as a cluster system benchmark
inferred← citeshttps://doi.org/10.1002/cpe.3621openalex-snapshot
Vectorizing unstructured mesh computations for many‐core architectures
inferred← citeshttps://doi.org/10.1007/978-3-030-35225-7_13openalex-snapshot
Mozart : Efficient Composition of Library Functions for Heterogeneous Execution
inferred← citeshttps://doi.org/10.1007/978-3-319-11194-0_6openalex-snapshot
Utilizing Multiple Xeon Phi Coprocessors on One Compute Node
inferred← citeshttps://doi.org/10.1007/978-3-319-17353-5_5openalex-snapshot
SIMD Implementation of a Multiplicative Schwarz Smoother for a Multigrid Poisson Solver on an Intel Xeon Phi Coprocessor
inferred← citeshttps://doi.org/10.1007/978-3-319-20119-1_25openalex-snapshot
High-Order ADER-DG Minimizes Energy- and Time-to-Solution of SeisSol
inferred← citeshttps://doi.org/10.1007/978-3-319-20119-1_6openalex-snapshot
Large-Scale Neo-Heterogeneous Programming and Optimization of SNP Detection on Tianhe-2
inferred← citeshttps://doi.org/10.1007/978-3-319-46586-9_10openalex-snapshot
Distributed Computing Architecture on Epiphany MIMD Accelerators
inferred← citeshttps://doi.org/10.1007/978-3-319-96983-1_19openalex-snapshot
Using Dynamic Compilation to Achieve Ninja Performance for CNN Training on Many-Core Processors
inferred← citeshttps://doi.org/10.1007/978-3-642-38750-0_4openalex-snapshot
Lattice QCD on Intel® Xeon PhiTM Coprocessors
inferred← citeshttps://doi.org/10.1007/s00607-016-0537-2openalex-snapshot
LU factorization on heterogeneous systems: an energy-efficient approach towards high performance
inferred← citeshttps://doi.org/10.1007/s10586-018-2810-yopenalex-snapshot
An implementation of matrix–matrix multiplication on the Intel KNL processor with AVX-512
inferred← citeshttps://doi.org/10.1007/s10586-024-04767-yopenalex-snapshot
Evolution of computing energy efficiency: Koomey's law revisited
inferred← citeshttps://doi.org/10.1007/s10766-015-0378-1openalex-snapshot
Optimizing the Matrix Multiplication Using Strassen and Winograd Algorithms with Limited Recursions on Many-Core
inferred← citeshttps://doi.org/10.1007/s10766-019-00640-3openalex-snapshot
Source-to-Source Parallelization Compilers for Scientific Shared-Memory Multi-core and Accelerated Multiprocessing: Analysis, Pitfalls, Enhancement and Potential
inferred← citeshttps://doi.org/10.1007/s11227-018-2702-1openalex-snapshot
Auto-tuning GEMM kernels on the Intel KNL and Intel Skylake-SP processors
inferred← citeshttps://doi.org/10.1007/s11227-020-03417-5openalex-snapshot
Performance prediction of parallel applications: a systematic literature review
inferred← citeshttps://doi.org/10.1007/s11390-014-1484-zopenalex-snapshot
Memory Efficient Two-Pass 3D FFT Algorithm for Intel® Xeon PhiTM Coprocessor
inferred← citeshttps://doi.org/10.1007/s11432-015-0989-3openalex-snapshot
Characterizing and optimizing Java-based HPC applications on Intel many-core architecture
inferred← citeshttps://doi.org/10.1007/s42514-020-00057-2openalex-snapshot
Advancing DSP into HPC, AI, and beyond: challenges, mechanisms, and future directions
inferred← citeshttps://doi.org/10.1007/s42514-022-00128-6openalex-snapshot
Evolving the HPL benchmark towards multi-GPGPU clusters
inferred← citeshttps://doi.org/10.1007/s42514-026-00278-xopenalex-snapshot
High-performance matrix multiplication micro-kernel generation for GPDSPs via MLIR progressive lowering
inferred← citeshttps://doi.org/10.1016/j.compeleceng.2015.03.010openalex-snapshot
Manycore challenge in particle-in-cell simulation: How to exploit 1 TFlops peak performance for simulation codes with irregular computation
inferred← citeshttps://doi.org/10.1016/j.csbj.2017.07.004openalex-snapshot
Computing Platforms for Big Biological Data Analytics: Perspectives and Challenges
inferred← citeshttps://doi.org/10.1016/j.jpdc.2016.04.007openalex-snapshot
micMR: An efficient MapReduce framework for CPU–MIC heterogeneous architecture
inferred← citeshttps://doi.org/10.1057/s41273-016-0044-7openalex-snapshot
General-purpose coordinator–master–worker model for efficient large-scale simulation over heterogeneous infrastructure
inferred← citeshttps://doi.org/10.1109/access.2019.2891740openalex-snapshot
Reverse Offload Programming on Heterogeneous Systems
inferred← citeshttps://doi.org/10.1109/access.2019.2905302openalex-snapshot
A Novel DSP Architecture for Scientific Computing and Deep Learning
inferred← citeshttps://doi.org/10.1109/access.2022.3193785openalex-snapshot
Algorithmic Advancements and a Comparative Investigation of Left and Right Looking Sparse LU Factorization on GPU Platform for Circuit Simulation
inferred← citeshttps://doi.org/10.1109/aero.2016.7500697openalex-snapshot
RC64: High performance rad-hard manycore
inferred← citeshttps://doi.org/10.1109/bibm.2015.7359735openalex-snapshot
Accelerating large-scale biological database search on Xeon Phi-based neo-heterogeneous architectures
inferred← citeshttps://doi.org/10.1109/bigdata.2013.6691563openalex-snapshot
Optimizing the MapReduce framework on Intel Xeon Phi coprocessor
inferred← citeshttps://doi.org/10.1109/ccgrid.2014.20openalex-snapshot
A PGAS Execution Model for Efficient Stencil Computation on Many-Core Processors
inferred← citeshttps://doi.org/10.1109/ccgrid.2015.66openalex-snapshot
mAMBER: Accelerating Explicit Solvent Molecular Dynamic with Intel Xeon Phi Many-Integrated Core Coprocessors
inferred← citeshttps://doi.org/10.1109/ccgrid.2016.100openalex-snapshot
enerGyPU and enerGyPhi Monitor for Power Consumption and Performance Evaluation on Nvidia Tesla GPU and Intel Xeon Phi
inferred← citeshttps://doi.org/10.1109/cluster.2016.15openalex-snapshot
A Model for Weak Scaling to Many GPUs at the Basis of the Linpack Benchmark
inferred← citeshttps://doi.org/10.1109/distra.2018.8600923openalex-snapshot
Performance Implications of Global Virtual Time Algorithms on a Knights Landing Processor
inferred← citeshttps://doi.org/10.1109/hipc.2015.54openalex-snapshot
Vectorized Big Integer Operations for Cryptosystems on the Intel MIC Architecture
inferred← citeshttps://doi.org/10.1109/hpcc-css-icess.2015.17openalex-snapshot
A Load-Distributed Linpack Implementation for Heterogeneous Clusters
inferred← citeshttps://doi.org/10.1109/hpcc/smartcity/dss.2019.00314openalex-snapshot
The Implementation and Optimization of Parallel Linpack on Multi-Core Vector Accelerator
inferred← citeshttps://doi.org/10.1109/hpcsim.2013.6641460openalex-snapshot
Accelerators in scientific computing is it worth the effort?
inferred← citeshttps://doi.org/10.1109/hpcsim.2014.6903685openalex-snapshot
Parallel 3D deterministic particle transport on Intel MIC architecture
inferred← citeshttps://doi.org/10.1109/iceac.2015.7352208openalex-snapshot
Machine learning techniques for improved data prefetching
inferred← citeshttps://doi.org/10.1109/icisce.2015.138openalex-snapshot
Accelerating Monte Carlo Simulation of Neutron Transport on the Intel MIC Architecture
inferred← citeshttps://doi.org/10.1109/icivc.2017.7984721openalex-snapshot
Introducing an in-core hybrid LU implementation on heterogeneous systems
inferred← citeshttps://doi.org/10.1109/icpads.2016.0130openalex-snapshot
An Energy-Efficient Implementation of LU Factorization on Heterogeneous Systems
inferred← citeshttps://doi.org/10.1109/icpp.2017.51openalex-snapshot
Towards Highly Efficient DGEMM on the Emerging SW26010 Many-Core Processor
inferred← citeshttps://doi.org/10.1109/icpp.2017.52openalex-snapshot
Optimizations of Two Compute-Bound Scientific Kernels on the SW26010 Many-Core Processor
inferred← citeshttps://doi.org/10.1109/icppw.2014.44openalex-snapshot
Delivering Parallel Programmability to the Masses via the Intel MIC Ecosystem: A Case Study
inferred← citeshttps://doi.org/10.1109/icppw.2015.25openalex-snapshot
Open JDK Meets Xeon Phi: A Comprehensive Study of Java HPC on Intel Many-Core Architecture
inferred← citeshttps://doi.org/10.1109/ipdps.2014.110openalex-snapshot
Anatomy of High-Performance Many-Threaded Matrix Multiplication
inferred← citeshttps://doi.org/10.1109/ipdps.2014.111openalex-snapshot
Comparative Performance Analysis of Intel (R) Xeon Phi (TM), GPU, and CPU: A Case Study from Microscopy Image Analysis
inferred← citeshttps://doi.org/10.1109/ipdps.2014.113openalex-snapshot
Improving Communication Performance and Scalability of Native Applications on Intel Xeon Phi Coprocessor Clusters
inferred← citeshttps://doi.org/10.1109/ipdps.2014.82openalex-snapshot
Enabling and Scaling a Global Shallow-Water Atmospheric Model on Tianhe-2
inferred← citeshttps://doi.org/10.1109/ipdps.2015.104openalex-snapshot
A Sparse Direct Solver for Distributed Memory Xeon Phi-Accelerated Systems
inferred← citeshttps://doi.org/10.1109/ipdps.2016.115openalex-snapshot
AAlign: A SIMD Framework for Pairwise Sequence Alignment on x86-Based Multi-and Many-Core Processors
inferred← citeshttps://doi.org/10.1109/ipdps.2016.83openalex-snapshot
A Fast Tridiagonal Solver for Intel MIC Architecture
inferred← citeshttps://doi.org/10.1109/ipdps57955.2024.00090openalex-snapshot
Optimizing General Matrix Multiplications on Modern Multi-core DSPs
inferred← citeshttps://doi.org/10.1109/ipdpsw.2014.108openalex-snapshot
XSW: Accelerating Biological Database Search on Xeon Phi
inferred← citeshttps://doi.org/10.1109/ipdpsw.2014.112openalex-snapshot
Programming the Adapteva Epiphany 64-Core Network-on-Chip Coprocessor
inferred← citeshttps://doi.org/10.1109/ipdpsw.2015.140openalex-snapshot
Early Multi-node Performance Evaluation of a Knights Corner (KNC) Based NASA Supercomputer
inferred← citeshttps://doi.org/10.1109/ispa-bdcloud-sustaincom-socialcom48970.2019.00197openalex-snapshot
Performance Optimization of High-Performance LINPACK Based on GPU-Centric Model on Heterogeneous Systems
inferred← citeshttps://doi.org/10.1109/ispass.2015.7095814openalex-snapshot
Performance and energy evaluation of data prefetching on intel Xeon Phi
inferred← citeshttps://doi.org/10.1109/mascots.2016.54openalex-snapshot
Modeling the Energy-Time Performance of MIC Architecture System
inferred← citeshttps://doi.org/10.1109/mcse.2015.28openalex-snapshot
Lessons Learned from Optimizing Science Kernels for Intel's "Knights Corner"' Architecture
inferred← citeshttps://doi.org/10.1109/pacrim.2015.7334845openalex-snapshot
Accelerating FDTD simulation of microwave pulse coupling into narrow slots on the Intel MIC architecture
inferred← citeshttps://doi.org/10.1109/padsw.2014.7097797openalex-snapshot
Scaling and analyzing the stencil performance on multi-core and many-core architectures
inferred← citeshttps://doi.org/10.1109/pdcat.2016.041openalex-snapshot
Accelerator-Centered Programming on Heterogeneous Systems
inferred← citeshttps://doi.org/10.1109/pdp.2015.89openalex-snapshot
A Flexible and Portable Large-Scale DGEMM Library for Linpack on Next-Generation Multi-GPU Systems
inferred← citeshttps://doi.org/10.1109/pic.2014.6972327openalex-snapshot
Accelerating embarrassingly parallel algorithm on Intel MIC
inferred← citeshttps://doi.org/10.1109/sbac-pad.2013.28openalex-snapshot
Preliminary Experiments with XKaapi on Intel Xeon Phi Coprocessor
inferred← citeshttps://doi.org/10.1109/sbac-pad.2014.10openalex-snapshot
HPCG: Preliminary Evaluation and Optimization on Tianhe-2 CPU-only Nodes
inferred← citeshttps://doi.org/10.1109/sbac-pad.2014.15openalex-snapshot
Efficient Execution of Microscopy Image Analysis on CPU, GPU, and MIC Equipped Cluster Systems
inferred← citeshttps://doi.org/10.1109/sbac-padw.2014.12openalex-snapshot
Energy Evaluation for Applications with Different Thread Affinities on the Intel Xeon Phi
inferred← citeshttps://doi.org/10.1109/sc.2014.6openalex-snapshot
Petascale High Order Dynamic Rupture Earthquake Simulations on Heterogeneous Supercomputers
inferred← citeshttps://doi.org/10.1109/scala51936.2020.00014openalex-snapshot
Implementation and Numerical Techniques for One EFlop/s HPL-AI Benchmark on Fugaku
inferred← citeshttps://doi.org/10.1109/snpd.2015.7176172openalex-snapshot
Optimizing strassen matrix multiply on GPUs
inferred← citeshttps://doi.org/10.1109/tc.2014.2366754openalex-snapshot
Ultra-Scalable CPU-MIC Acceleration of Mesoscale Atmospheric Modeling on Tianhe-2
inferred← citeshttps://doi.org/10.1109/tcad.2020.3046572openalex-snapshot
GPU-Accelerated Adaptive PCBSO Mode-Based Hybrid RLA for Sparse LU Factorization in Circuit Simulation
inferred← citeshttps://doi.org/10.1109/tpds.2014.2321742openalex-snapshot
Accelerating LINPACK with MPI-OpenCL on Clusters of Multi-GPU Nodes
inferred← citeshttps://doi.org/10.1109/tpds.2014.2365784openalex-snapshot
MrPhi: An Optimized MapReduce Framework on Intel Xeon Phi Coprocessors
inferred← citeshttps://doi.org/10.1109/tpds.2014.2372755openalex-snapshot
Scalable Multicore k-NN Search via Subspace Clustering for Filtering
inferred← citeshttps://doi.org/10.1109/tpds.2015.2477840openalex-snapshot
GCA:Global Congestion Awareness for Load Balance in Networks-on-Chip
inferred← citeshttps://doi.org/10.1109/tpds.2017.2687461openalex-snapshot
Adaptive Particle Swarm Optimization with Heterogeneous Multicore Parallelism and GPU Acceleration
inferred← citeshttps://doi.org/10.1109/tpds.2018.2839578openalex-snapshot
mSNP: A Massively Parallel Algorithm for Large-Scale SNP Detection
inferred← citeshttps://doi.org/10.1109/tpds.2019.2906891openalex-snapshot
Coordinated DMA: Improving the DRAM Access Efficiency for Matrix Multiplication
inferred← citeshttps://doi.org/10.1109/tpds.2021.3067731openalex-snapshot
Optimizing the LINPACK Algorithm for Large-Scale PCIe-Based CPU-GPU Heterogeneous Systems
inferred← citeshttps://doi.org/10.1109/tpds.2026.3664114openalex-snapshot
mtGEMM: An Efficient GEMM Library for Modern Multi-Core DSPs
inferred← citeshttps://doi.org/10.1111/tgis.12108openalex-snapshot
Geocomputation over the Emerging Heterogeneous Computing Infrastructure
inferred← citeshttps://doi.org/10.1145/2503210.2503242openalex-snapshot
Tera-scale 1D FFT with low-communication algorithm and Intel® Xeon Phi™ coprocessors
inferred← citeshttps://doi.org/10.1145/2560683.2560686openalex-snapshot
Vectorizing Unstructured Mesh Computations for Many-core Architectures
inferred← citeshttps://doi.org/10.1145/2578948.2560686openalex-snapshot
Vectorizing Unstructured Mesh Computations for Many-core Architectures
inferred← citeshttps://doi.org/10.1145/2600212.2600710openalex-snapshot
Data filtering for scalable high-dimensional k-NN search on multicore systems
inferred← citeshttps://doi.org/10.1145/2628071.2628108openalex-snapshot
Versatile and scalable parallel histogram construction
inferred← citeshttps://doi.org/10.1145/2807591.2807631openalex-snapshot
Full correlation matrix analysis of fMRI data on Intel® Xeon Phi™ coprocessors
inferred← citeshttps://doi.org/10.1145/2882903.2899407openalex-snapshot
Efficient Query Processing on Many-core Architectures
inferred← citeshttps://doi.org/10.1145/2949550.2949581openalex-snapshot
Minimization of Xeon Phi Core Use with Negligible Execution Time Impact
inferred← citeshttps://doi.org/10.1145/3064911.3064929openalex-snapshot
Performance Characterization of Parallel Discrete Event Simulation on Knights Landing Processor
inferred← citeshttps://doi.org/10.1145/3091966.3091975openalex-snapshot
Efficient array slicing on the Intel Xeon Phi coprocessor
inferred← citeshttps://doi.org/10.1145/3293320.3293334openalex-snapshot
Optimizing parallel GEMM routines using auto-tuning with Intel AVX-512
inferred← citeshttps://doi.org/10.1145/3337801.3337817openalex-snapshot
Effectiveness of performance tuning techniques for general matrix multiplication on the PEZY-SC2
inferred← citeshttps://doi.org/10.1145/3378176openalex-snapshot
Enabling Highly Efficient Batched Matrix Multiplications on SW26010 Many-core Processor
inferred← citeshttps://doi.org/10.1145/3431379.3460651openalex-snapshot
Scalable All-pairs Shortest Paths for Huge Graphs on Multi-GPU Clusters
inferred← citeshttps://doi.org/10.1145/3437959.3459252openalex-snapshot
High-Performance PDES on Manycore Clusters
inferred← citeshttps://doi.org/10.1145/3581784.3607030openalex-snapshot
5 ExaFlop/s HPL-MxP Benchmark with Linear Scalability on the 40-Million-Core Sunway Supercomputer
inferred← citeshttps://doi.org/10.1177/1094342015594519openalex-snapshot
Application performance analysis and efficient execution on systems with multi-core CPUs, GPUs and MICs: a case study with microscopy image analysis
inferred← citeshttps://doi.org/10.1177/1094342015599238openalex-snapshot
Programming the Adapteva Epiphany 64-core network-on-chip coprocessor
inferred← citeshttps://doi.org/10.1177/1094342017731612openalex-snapshot
Applying EMD/HHT analysis to power traces of applications executed on systems with Intel Xeon Phi
inferred← citeshttps://doi.org/10.1186/s12859-016-1128-0openalex-snapshot
Parallel algorithms for large-scale biological sequence alignment on Xeon-Phi based clusters
inferred← citeshttps://doi.org/10.14778/2735703.2735704openalex-snapshot
Improving main memory hash joins on Intel Xeon Phi processors
inferred← citeshttps://doi.org/10.1631/fitee.1800173openalex-snapshot
Distributed sparse bundle adjustment algorithm based on three-dimensional point partition and asynchronous communication
inferred← citeshttps://doi.org/10.18489/sacj.v0i57.347openalex-snapshot
How General-Purpose can a GPU be?
inferred← citeshttps://doi.org/10.23919/date.2019.8714915openalex-snapshot
Improving the DRAM Access Efficiency for Matrix Multiplication on Multicore Accelerators
inferred← citeshttps://doi.org/10.48550/arxiv.1311.0378openalex-snapshot
Comparative Performance Analysis of Intel Xeon Phi, GPU, and CPU
inferred← citeshttps://doi.org/10.48550/arxiv.1410.8772openalex-snapshot
Programming the Adapteva Epiphany 64-core Network-on-chip Coprocessor
inferred← citeshttps://doi.org/10.48550/arxiv.1505.03819openalex-snapshot
Performance Analysis and Efficient Execution on Systems with multi-core CPUs, GPUs and MICs
inferred← citeshttps://doi.org/10.5555/3330299.3330310openalex-snapshot
Performance implications of global virtual time algorithms on a knights landing processor
inferred← citeshttps://doi.org/10.6092/unibo/amsdottorato/6429openalex-snapshot
Parallel Architectures for Many-Core Systems-On-Chip in Deep Sub-Micron Technology
inferred← citeshttps://doi.org/10.70675/786d97b3z3d51z4f65zbfa1z3cf5305bc666openalex-snapshot
A Runtime System for Data-Flow Task Programming on Multicore Architectures with Accelerators
inferred← citeshttps://doi.org/10.70675/eec34495zfc63z42eez866bz6197e4eb5edbopenalex-snapshot
Large-scale network simulation over heterogeneous computing architecture
Editorial review for independent work. ICSAC — the Institute for Complexity
Science and Advanced Computing — runs a structured editorial panel for researchers
publishing outside journals, and publishes on CiteStamp rails. Submission is free
and goes through ORCID: icsacinstitute.org/submit.