On the public citation graph

Anatomy of High-Performance Many-Threaded Matrix Multiplication

https://doi.org/10.1109/ipdps.2014.110
0 signed · 133 inferred · view as graph

Inferred edges come from two machine sources: sweeps of open repository metadata (mostly SSRN and Zenodo), and a bulk OpenAlex citation snapshot. Every row below is labelled with the one it came from. Neither is a complete citation index — absence here is not evidence of absence.

Is this your work? Sign in with ORCID and put your name on the claims that are yours.
Claim with ORCID
Reference health. See whether every reference in this work resolves to a known work and none has been retracted — and get a dated CiteStamped badge you can embed.
See reference health

What this work says

Outgoing claims: the papers this work cites, builds on, or argues with.

inferredcites →https://doi.org/10.1007/978-3-540-74466-5_79openalex-snapshot
Toward Scalable Matrix Multiply on Multithreaded Architectures
inferredcites →https://doi.org/10.1007/978-3-642-23397-5_10openalex-snapshot
Communication-Optimal Parallel 2.5D Matrix Multiplication and LU Factorization Algorithms
inferredcites →https://doi.org/10.1109/icpads.2012.97openalex-snapshot
Model-driven Level 3 BLAS Performance Optimization on Loongson 3A Processor
inferredcites →https://doi.org/10.1109/ipdps.2013.113openalex-snapshot
Design and Implementation of the Linpack Benchmark for Single and Multi-node Systems Based on Intel® Xeon Phi Coprocessor
inferredcites →https://doi.org/10.1109/mm.2011.108openalex-snapshot
The IBM Blue Gene/Q Compute Chip
inferredcites →https://doi.org/10.1109/sc.1998.10004openalex-snapshot
Automatically Tuned Linear Algebra Software
inferredcites →https://doi.org/10.1109/sc.2012.19openalex-snapshot
Application data prefetching on the IBM Blue Gene/Q supercomputer
inferredcites →https://doi.org/10.1145/1356052.1356053openalex-snapshot
Anatomy of high-performance matrix multiplication
inferredcites →https://doi.org/10.1145/2591635.2667174openalex-snapshot
Optimizing matrix multiply using PHiPAC
inferredcites →https://doi.org/10.1145/263580.263662openalex-snapshot
Optimizing matrix multiply using PHiPAC
inferredcites →https://doi.org/10.1145/292395.292412openalex-snapshot
GEMM-based level 3 BLAS
inferredcites →https://doi.org/10.1147/rd.385.0563openalex-snapshot
Exploiting functional parallelism of POWER2 to design high-performance numerical algorithms
inferredcites →https://doi.org/10.1147/rd.395.0575openalex-snapshot
A three-dimensional approach to parallel matrix multiplication
inferredcites →https://doi.org/10.5555/2388996.2389116openalex-snapshot
Application data prefetching on the IBM blue gene/Q supercomputer
inferredcites →https://doi.org/10.5555/509058.509096openalex-snapshot
Automatically Tuned Linear Algebra Software

What points at this work

Incoming claims: where this work appears in other papers’ reference lists and arguments.

inferred← citeshttps://doi.org/10.2139/ssrn.4676008openalex-extracted
inferred← citeshttps://doi.org/10.1007/978-3-030-92548-2_5openalex-snapshot
The Matrix Reloaded: Multiplication Strategies in FrodoKEM
inferred← citeshttps://doi.org/10.1007/978-3-032-07612-0_33openalex-snapshot
Generation of Mixed-Precision Kernels for Quantized Transformer Encoders with Exo
inferred← citeshttps://doi.org/10.1007/978-3-032-07612-0_41openalex-snapshot
Evaluation of RVV-Enabled COTS Platforms with Matrix Multiplication and Exo
inferred← citeshttps://doi.org/10.1007/978-3-319-32149-3_3openalex-snapshot
Sparse Matrix Multiplication on Dataflow Engines
inferred← citeshttps://doi.org/10.1007/978-3-319-61982-8_20openalex-snapshot
Aspect Oriented Parallel Framework for Java
inferred← citeshttps://doi.org/10.1007/978-3-319-61982-8_21openalex-snapshot
Gaspar Data-Centric Framework
inferred← citeshttps://doi.org/10.1007/s00180-024-01461-wopenalex-snapshot
Which C compiler and BLAS/LAPACK library should I use: gretl’s numerical efficiency in different configurations
inferred← citeshttps://doi.org/10.1007/s10586-016-0611-8openalex-snapshot
Architecture-aware configuration and scheduling of matrix multiplication on asymmetric multicore processors
inferred← citeshttps://doi.org/10.1007/s10586-018-2810-yopenalex-snapshot
An implementation of matrix–matrix multiplication on the Intel KNL processor with AVX-512
inferred← citeshttps://doi.org/10.1007/s10586-019-02927-zopenalex-snapshot
Programming parallel dense matrix factorizations with look-ahead and OpenMP
inferred← citeshttps://doi.org/10.1007/s10586-025-05426-6openalex-snapshot
Cache-aware optimization of matrix multiplication and matrix factorizations on multicore processors
inferred← citeshttps://doi.org/10.1007/s11227-015-1613-7openalex-snapshot
A high-performance matrix–matrix multiplication methodology for CPU and GPU architectures
inferred← citeshttps://doi.org/10.1007/s11227-016-1910-9openalex-snapshot
Solving Weighted Least Squares (WLS) problems on ARM-based architectures
inferred← citeshttps://doi.org/10.1007/s11227-018-2702-1openalex-snapshot
Auto-tuning GEMM kernels on the Intel KNL and Intel Skylake-SP processors
inferred← citeshttps://doi.org/10.1007/s11227-019-03078-zopenalex-snapshot
Integration and exploitation of intra-routine malleability in BLIS
inferred← citeshttps://doi.org/10.1007/s11227-021-03636-4openalex-snapshot
Low precision matrix multiplication for efficient deep learning in NVIDIA Carmel processors
inferred← citeshttps://doi.org/10.1007/s11227-022-05003-3openalex-snapshot
Micro-kernels for portable and efficient matrix multiplication in deep learning
inferred← citeshttps://doi.org/10.1007/s11227-024-06002-2openalex-snapshot
Revisiting the performance optimization of QR factorization on Intel KNL and SKL multiprocessors
inferred← citeshttps://doi.org/10.1007/s42514-026-00278-xopenalex-snapshot
High-performance matrix multiplication micro-kernel generation for GPDSPs via MLIR progressive lowering
inferred← citeshttps://doi.org/10.1016/j.cma.2020.113188openalex-snapshot
GMRES with embedded ensemble propagation for the efficient solution of parametric linear systems in uncertainty quantification of computational models
inferred← citeshttps://doi.org/10.1016/j.compeleceng.2015.06.009openalex-snapshot
Balancing task- and data-level parallelism to improve performance and energy consumption of matrix computations on the Intel Xeon Phi
inferred← citeshttps://doi.org/10.1016/j.jocs.2016.10.020openalex-snapshot
Multi-threaded dense linear algebra libraries for low-power asymmetric multicore processors
inferred← citeshttps://doi.org/10.1016/j.parco.2017.05.004openalex-snapshot
Energy balance between voltage-frequency scaling and resilience for linear algebra routines on low-power multicore architectures
inferred← citeshttps://doi.org/10.1016/j.parco.2017.06.002openalex-snapshot
Revisiting conventional task schedulers to exploit asymmetry in multi-core architectures for dense linear algebra operations
inferred← citeshttps://doi.org/10.1016/j.simpat.2015.04.003openalex-snapshot
Time and energy modeling of high–performance Level-3 BLAS on x86 architectures
inferred← citeshttps://doi.org/10.1016/j.sysarc.2024.103186openalex-snapshot
Parallel GEMM-based convolutions for deep learning on multicore ARM and RISC-V architectures
inferred← citeshttps://doi.org/10.1109/3ict.2019.8910322openalex-snapshot
Design and Analysis of Multicore Matrix Multiplier for Image Processing
inferred← citeshttps://doi.org/10.1109/access.2019.2895541openalex-snapshot
A Case for Malleable Thread-Level Linear Algebra Libraries: The LU Factorization With Partial Pivoting
inferred← citeshttps://doi.org/10.1109/access.2019.2905302openalex-snapshot
A Novel DSP Architecture for Scientific Computing and Deep Learning
inferred← citeshttps://doi.org/10.1109/access.2020.3019302openalex-snapshot
Runtime Adaptive Matrix Multiplication for the SW26010 Many-Core Processor
inferred← citeshttps://doi.org/10.1109/bigdata.2018.8622013openalex-snapshot
A Flexible-blocking Based Approach for Performance Tuning of Matrix Multiplication Routines for Large Matrices with Edge Cases
inferred← citeshttps://doi.org/10.1109/cgo.2017.7863734openalex-snapshot
Automatic generation of fast BLAS3-GEMM: A portable compiler approach
inferred← citeshttps://doi.org/10.1109/cgo57630.2024.10444871openalex-snapshot
oneDNN Graph Compiler: A Hybrid Approach for High-Performance Deep Learning Compilation
inferred← citeshttps://doi.org/10.1109/hpca56546.2023.10071076openalex-snapshot
Mix-GEMM: An efficient HW-SW Architecture for Mixed-Precision Quantized Deep Neural Networks Inference on Edge Devices
inferred← citeshttps://doi.org/10.1109/hpcc-smartcity-dss.2016.0113openalex-snapshot
Split Wisely: When Work Partitioning is Energy-Optimal on Heterogeneous Hardware
inferred← citeshttps://doi.org/10.1109/iccitechn.2018.8631936openalex-snapshot
Performance Issues of SYRK Implementations in Shared Memory Environments for Edge Cases
inferred← citeshttps://doi.org/10.1109/icde.2018.00048openalex-snapshot
LevelHeaded: A Unified Engine for Business Intelligence and Linear Algebra Querying
inferred← citeshttps://doi.org/10.1109/icde60146.2024.00045openalex-snapshot
Optimizing Context-Enhanced Relational Joins
inferred← citeshttps://doi.org/10.1109/icpp.2015.29openalex-snapshot
Design and Implementation of a Highly Efficient DGEMM for 64-Bit ARMv8 Multi-core Processors
inferred← citeshttps://doi.org/10.1109/ijcnn.2019.8852012openalex-snapshot
Parallel convolution algorithm using implicit matrix multiplication on multi-core CPUs
inferred← citeshttps://doi.org/10.1109/ipdps.2017.56openalex-snapshot
Generating Families of Practical Fast Matrix Multiplication Algorithms
inferred← citeshttps://doi.org/10.1109/ipdps.2018.00038openalex-snapshot
Development and Application of a Hybrid Programming Environment on an ARM/DSP System for High Performance Computing
inferred← citeshttps://doi.org/10.1109/ipdps49936.2021.00019openalex-snapshot
Characterizing Small-Scale Matrix Multiplications on ARMv8-based Many-Core Architectures
inferred← citeshttps://doi.org/10.1109/ipdps57955.2024.00090openalex-snapshot
Optimizing General Matrix Multiplications on Modern Multi-core DSPs
inferred← citeshttps://doi.org/10.1109/ipdpsw.2016.104openalex-snapshot
Refactoring Conventional Task Schedulers to Exploit Asymmetric ARM big.LITTLE Architectures in Dense Linear Algebra
inferred← citeshttps://doi.org/10.1109/ipdpsw.2017.10openalex-snapshot
Static Versus Dynamic Task Scheduling of the Lu Factorization on ARM big. LITTLE Architectures
inferred← citeshttps://doi.org/10.1109/ipdpsw.2018.00064openalex-snapshot
Learning from Optimizing Matrix-Matrix Multiplication
inferred← citeshttps://doi.org/10.1109/ipdpsw.2019.00041openalex-snapshot
A Portable GPU Framework for SNP Comparisons
inferred← citeshttps://doi.org/10.1109/iscas.2019.8702172openalex-snapshot
An Efficient Direct Memory Access (DMA) Controller for Scientific Computing Accelerators
inferred← citeshttps://doi.org/10.1109/ispa-bdcloud-socialcom-sustaincom52081.2021.00034openalex-snapshot
AutoTSMM: An Auto-tuning Framework for Building High-Performance Tall-and-Skinny Matrix-Matrix Multiplication on CPUs
inferred← citeshttps://doi.org/10.1109/jiot.2025.3560382openalex-snapshot
Latency-Critical Quantized Inference With Transformer Decoders on ARM and RISC-V CPUs
inferred← citeshttps://doi.org/10.1109/jiot.2025.3613691openalex-snapshot
A Survey of AI Inference Technologies for On-Device Systems
inferred← citeshttps://doi.org/10.1109/sbac-pad49847.2020.00023openalex-snapshot
High Performance and Portable Convolution Operators for Multicore Processors
inferred← citeshttps://doi.org/10.1109/sc.2016.58openalex-snapshot
Strassen's Algorithm Reloaded
inferred← citeshttps://doi.org/10.1109/sc41406.2024.00027openalex-snapshot
autoGEMM: Pushing the Limits of Irregular Matrix Multiplication on Arm Architectures
inferred← citeshttps://doi.org/10.1109/tcsi.2024.3466217openalex-snapshot
CINOC: Computing in Network-On-Chip With Tiled Many-Core Architectures for Large-Scale General Matrix Multiplications
inferred← citeshttps://doi.org/10.1109/tnnls.2021.3095276openalex-snapshot
ECBC: Efficient Convolution via Blocked Columnizing
inferred← citeshttps://doi.org/10.1109/tpds.2019.2906891openalex-snapshot
Coordinated DMA: Improving the DRAM Access Efficiency for Matrix Multiplication
inferred← citeshttps://doi.org/10.1109/tpds.2022.3146257openalex-snapshot
Automatic Generation of High-Performance Convolution Kernels on ARM CPUs for Deep Learning
inferred← citeshttps://doi.org/10.1109/tpds.2023.3316011openalex-snapshot
FT-BLAS: A Fault Tolerant High Performance BLAS Implementation on x86 CPUs
inferred← citeshttps://doi.org/10.1109/tpds.2024.3350368openalex-snapshot
Optimizing Full-Spectrum Matrix Multiplications on ARMv8 Multi-Core CPUs
inferred← citeshttps://doi.org/10.1109/tpds.2026.3664114openalex-snapshot
mtGEMM: An Efficient GEMM Library for Modern Multi-Core DSPs
inferred← citeshttps://doi.org/10.1145/2755561openalex-snapshot
The BLIS Framework
inferred← citeshttps://doi.org/10.1145/2764454openalex-snapshot
BLIS: A Framework for Rapidly Instantiating BLAS Functionality
inferred← citeshttps://doi.org/10.1145/2807591.2807601openalex-snapshot
Performance optimization for the k-nearest neighbors kernel on x86 architectures
inferred← citeshttps://doi.org/10.1145/2925987openalex-snapshot
Analytical Modeling Is Enough for High-Performance BLIS
inferred← citeshttps://doi.org/10.1145/3026937.3026938openalex-snapshot
Reduction to Tridiagonal Form for Symmetric Eigenproblems on Asymmetric Multicore Processors
inferred← citeshttps://doi.org/10.1145/3086466openalex-snapshot
Implementing High-performance Complex Matrix Multiplication via the 3m and 4m Methods
inferred← citeshttps://doi.org/10.1145/3087556.3087593openalex-snapshot
Brief Announcement
inferred← citeshttps://doi.org/10.1145/3157733openalex-snapshot
Design of a High-Performance GEMM-like Tensor–Tensor Multiplication
inferred← citeshttps://doi.org/10.1145/3176364.3176374openalex-snapshot
OpenMP-based parallel implementation of matrix-matrix multiplication on the intel knights landing
inferred← citeshttps://doi.org/10.1145/3235029openalex-snapshot
High-Performance Generalized Tensor Operations
inferred← citeshttps://doi.org/10.1145/3274654openalex-snapshot
SCP
inferred← citeshttps://doi.org/10.1145/3293320.3293334openalex-snapshot
Optimizing parallel GEMM routines using auto-tuning with Intel AVX-512
inferred← citeshttps://doi.org/10.1145/3295500.3356218openalex-snapshot
Analytical cache modeling and tilesize optimization for tensor contractions
inferred← citeshttps://doi.org/10.1145/3318170.3318192openalex-snapshot
Evaluating data parallelism in C++ using the Parallel Research Kernels
inferred← citeshttps://doi.org/10.1145/3402225openalex-snapshot
Supporting Mixed-domain Mixed-precision Matrix Multiplication within the BLIS Framework
inferred← citeshttps://doi.org/10.1145/3447818.3460354openalex-snapshot
A systematic approach to improving data locality across Fourier transforms and linear algebra operations
inferred← citeshttps://doi.org/10.1145/3458817.3476217openalex-snapshot
LIBSHALOM
inferred← citeshttps://doi.org/10.1145/3459010openalex-snapshot
KernelFaRer
inferred← citeshttps://doi.org/10.1145/3460945.3464955openalex-snapshot
Predictive data locality optimization for higher-order tensor computations
inferred← citeshttps://doi.org/10.1145/3498361.3538940openalex-snapshot
mGEMM
inferred← citeshttps://doi.org/10.1145/3527317openalex-snapshot
Coverage-guided tensor compiler fuzzing with joint IR-pass mutation
inferred← citeshttps://doi.org/10.1145/3545008.3545032openalex-snapshot
IATF: An Input-Aware Tuning Framework for Compact BLAS Based on ARMv8 CPUs
inferred← citeshttps://doi.org/10.1145/3570305openalex-snapshot
YaConv: Convolution with Low Cache Footprint
inferred← citeshttps://doi.org/10.1145/3595178openalex-snapshot
Cache Optimization and Performance Modeling of Batched, Small, and Rectangular Matrix Multiplication on Intel, AMD, and Fujitsu Processors
inferred← citeshttps://doi.org/10.1145/3643832.3661885openalex-snapshot
CoActo: CoActive Neural Network Inference Offloading with Fine-grained and Concurrent Execution
inferred← citeshttps://doi.org/10.1145/3711708openalex-snapshot
Proceedings of the 1st FastCode Programming Challenge
inferred← citeshttps://doi.org/10.1145/3711708.3723442openalex-snapshot
ParaCoder: Parallel Code Generation with Large Language Model
inferred← citeshttps://doi.org/10.1145/3754598.3754612openalex-snapshot
Architecture-Aware Models of AI Engines for High-Performance Matrix Matrix Multiplication
inferred← citeshttps://doi.org/10.1145/3754598.3754619openalex-snapshot
Optimizing Direct Convolutions on High-Performance Multi-Core DSPs
inferred← citeshttps://doi.org/10.1145/3774934.3786451openalex-snapshot
Rethinking Thread Scheduling under Oversubscription: A User-Space Framework for Coordinating Multi-runtime and Multi-process Workloads
inferred← citeshttps://doi.org/10.1145/3832810.3832818openalex-snapshot
TileGEMM: Boosting the Performance of GEMM on AMX-Powered CPUs by Exploiting Data Reuse
inferred← citeshttps://doi.org/10.1177/10943420251355115openalex-snapshot
Characterization of quantized inference with transformer encoders on low power CPUs
inferred← citeshttps://doi.org/10.1609/aaai.v34i04.6159openalex-snapshot
High Performance Depthwise and Pointwise Convolutions on Mobile Devices
inferred← citeshttps://doi.org/10.17760/d20653012openalex-snapshot
Machine learning and high-performance computing in numerical simulation of quantum many-body systems
inferred← citeshttps://doi.org/10.18154/rwth-2018-223017openalex-snapshot
Performance Modeling and Prediction for Dense Linear Algebra
inferred← citeshttps://doi.org/10.2139/ssrn.7590059openalex-snapshot
Memory-Access Optimization of GEMM on the WX-H8000 via Software Prefetching and NUMA-Aware Data Distribution
inferred← citeshttps://doi.org/10.2172/1250467openalex-snapshot
2014 Annual Report - Argonne Leadership Computing Facility
inferred← citeshttps://doi.org/10.23919/date.2019.8714915openalex-snapshot
Improving the DRAM Access Efficiency for Matrix Multiplication on Multicore Accelerators
inferred← citeshttps://doi.org/10.31390/gradschool_dissertations.4486openalex-snapshot
Maintaining High Performance Across All Problem Sizes and Parallel Scales Using Microkernel-based Linear Algebra
inferred← citeshttps://doi.org/10.3390/electronics10161984openalex-snapshot
NUMA-Aware DGEMM Based on 64-Bit ARMv8 Multicore Processors Architecture
inferred← citeshttps://doi.org/10.3390/electronics7120359openalex-snapshot
Hybrid-Grained Dynamic Load Balanced GEMM on NUMA Architectures
inferred← citeshttps://doi.org/10.48550/arxiv.1509.02058openalex-snapshot
Revisiting Conventional Task Schedulers to Exploit Asymmetry in ARM big.LITTLE Architectures for Dense Linear Algebra
inferred← citeshttps://doi.org/10.48550/arxiv.1605.01078openalex-snapshot
Implementing Strassen's Algorithm with BLIS
inferred← citeshttps://doi.org/10.48550/arxiv.1609.00076openalex-snapshot
BLISlab: A Sandbox for Optimizing GEMM
inferred← citeshttps://doi.org/10.48550/arxiv.1611.08035openalex-snapshot
Automating the Last-Mile for High Performance Dense Linear Algebra
inferred← citeshttps://doi.org/10.48550/arxiv.1708.07859openalex-snapshot
LevelHeaded: Making Worst-Case Optimal Joins Work in the Common Case
inferred← citeshttps://doi.org/10.48550/arxiv.1901.06015openalex-snapshot
Supporting mixed-datatype matrix multiplication within the BLIS framework
inferred← citeshttps://doi.org/10.48550/arxiv.1904.05717openalex-snapshot
The MOMMS Family of Matrix Multiplication Algorithms
inferred← citeshttps://doi.org/10.48550/arxiv.1911.05328openalex-snapshot
Improving the Space-Time Efficiency of Processor-Oblivious Matrix Multiplication Algorithms
inferred← citeshttps://doi.org/10.48550/arxiv.2005.06410openalex-snapshot
High Performance and Portable Convolution Operators for ARM-based Multicore Processors
inferred← citeshttps://doi.org/10.48550/arxiv.2105.09187openalex-snapshot
High performance and energy efficient inference for deep learning on ARM processors
inferred← citeshttps://doi.org/10.5555/3049832.3049846openalex-snapshot
Automatic generation of fast BLAS3-GEMM: a portable compiler approach
inferred← citeshttps://doi.org/10.5821/dissertation-2117-404668openalex-snapshot
Efficient hardware acceleration of deep neural networks via arithmetic complexity reduction
inferred← citeshttps://doi.org/10.6035/14101.2018.209077openalex-snapshot
Multithreaded Dense Linear Algebra on Asymmetric Multi-core Processors
inferred← citeshttps://doi.org/10.70675/6aadb508z47bfz4dc6z95b6zbd5a77514a0aopenalex-snapshot
Methodology and tooling for energy-efficient neural networks computation and optimization
Editorial review for independent work. ICSAC — the Institute for Complexity Science and Advanced Computing — runs a structured editorial panel for researchers publishing outside journals, and publishes on CiteStamp rails. Submission is free and goes through ORCID: icsacinstitute.org/submit.