On the public citation graph
TintMalloc: Reducing Memory Access Divergence via Controller-Aware Coloring
0 signed · 35 inferred · view as graph
Inferred edges come from two machine sources: sweeps of open repository metadata (mostly SSRN and Zenodo), and a bulk OpenAlex citation snapshot. Every row below is labelled with the one it came from. Neither is a complete citation index — absence here is not evidence of absence.
Is this your work? Sign in with ORCID and put your name on the
claims that are yours.
Reference health. See whether every reference in this work resolves to a
known work and none has been retracted — and get a dated CiteStamped
badge you can embed.
What this work says
Outgoing claims: the papers this work cites, builds on, or argues with.
inferredcites →https://doi.org/10.1007/978-3-642-15672-4_28openalex-snapshot
Software-Hardware Cooperative DRAM Bank Partitioning for Chip Multiprocessors
inferredcites →https://doi.org/10.1016/j.jpdc.2010.08.015openalex-snapshot
Feedback-directed page placement for ccNUMA via hardware-generated memory traces
inferredcites →https://doi.org/10.1023/b:supe.0000014800.27383.8fopenalex-snapshot
Dynamic Partitioning of Shared Cache Memory
inferredcites →https://doi.org/10.1109/ecrts.2015.24openalex-snapshot
Parallelism-Aware Memory Interference Delay Analysis for COTS Multicore Systems
inferredcites →https://doi.org/10.1109/hpca.2010.5416658openalex-snapshot
ATLAS: A scalable and high-performance scheduling algorithm for multiple memory controllers
inferredcites →https://doi.org/10.1109/icpp.1993.112openalex-snapshot
Locality and Loop Scheduling on NUMA Multiprocessors
inferredcites →https://doi.org/10.1109/iiswc.2013.6704666openalex-snapshot
(Mis)understanding the NUMA memory system performance of multithreaded workloads
inferredcites →https://doi.org/10.1109/ipdps.2010.5470442openalex-snapshot
Structuring the execution of OpenMP applications for multicore architectures
inferredcites →https://doi.org/10.1109/ispass.2010.5452060openalex-snapshot
Memphis: Finding and fixing NUMA-related performance problems on multi-core platforms
inferredcites →https://doi.org/10.1109/micro.2006.31openalex-snapshot
Managing Distributed, Shared L2 Caches through OS-Level Page Allocation
inferredcites →https://doi.org/10.1109/micro.2010.51openalex-snapshot
Thread Cluster Memory Scheduling: Exploiting Differences in Memory Access Behavior
inferredcites →https://doi.org/10.1109/rtas.2014.6925999openalex-snapshot
PALLOC: DRAM bank-aware memory allocator for performance isolation on multicore platforms
inferredcites →https://doi.org/10.1145/1640089.1640117openalex-snapshot
NUMA-aware memory manager with dominant-thread-based copying GC
inferredcites →https://doi.org/10.1145/1854273.1854314openalex-snapshot
Handling the problems and opportunities posed by multiple on-chip memory controllers
inferredcites →https://doi.org/10.1145/1854273.1854350openalex-snapshot
A case for NUMA-aware contention management on multicore systems
inferredcites →https://doi.org/10.1145/1993478.1993481openalex-snapshot
Memory management in NUMA multicore systems
inferredcites →https://doi.org/10.1145/1995896.1995942openalex-snapshot
Controlling cache utilization of HPC applications
inferredcites →https://doi.org/10.1145/2155620.2155664openalex-snapshot
Reducing memory interference in multicore systems via application-aware memory channel partitioning
inferredcites →https://doi.org/10.1145/2259016.2259046openalex-snapshot
Matching memory access patterns and data placement for NUMA systems
inferredcites →https://doi.org/10.1145/2370816.2370869openalex-snapshot
A software memory partition approach for eliminating bank-level interference in multicore systems
What points at this work
Incoming claims: where this work appears in other papers’ reference lists and arguments.
inferred← citeshttps://doi.org/10.1007/s00500-023-08020-3openalex-snapshot
A shared libraries aware and bank partitioning-based mechanism for multicore architecture
inferred← citeshttps://doi.org/10.1016/j.sysarc.2021.102188openalex-snapshot
NUMA-aware memory coloring for multicore real-time systems
inferred← citeshttps://doi.org/10.1109/access.2022.3151891openalex-snapshot
A Survey of Techniques for Reducing Interference in Real-Time Applications on Multicore Platforms
inferred← citeshttps://doi.org/10.1109/isorc.2019.00015openalex-snapshot
The Colored Refresh Server for DRAM
inferred← citeshttps://doi.org/10.1109/isorc61049.2024.10551337openalex-snapshot
Multicore DRAM Bank-& Row-Conflict Bomb for Timing Attacks in Mixed-Criticality Systems
inferred← citeshttps://doi.org/10.1109/mascots50786.2020.9285962openalex-snapshot
Reliable Reverse Engineering of Intel DRAM Addressing Using Performance Counters
inferred← citeshttps://doi.org/10.1109/rtss46320.2019.00023openalex-snapshot
The Colored Refresh Server for DRAM
inferred← citeshttps://doi.org/10.1109/rtss46320.2019.9199011openalex-snapshot
Hiding DRAM Refresh Overhead in Real-Time Cyclic Executives
inferred← citeshttps://doi.org/10.1109/tcad.2018.2857379openalex-snapshot
Bounding DRAM Interference in COTS Heterogeneous MPSoCs for Mixed Criticality Systems
inferred← citeshttps://doi.org/10.1145/3126535openalex-snapshot
Minimising Access Conflicts on Shared Multi-Bank Memory
inferred← citeshttps://doi.org/10.1145/3167132.3167196openalex-snapshot
Controller-aware memory coloring for multicore real-time systems
inferred← citeshttps://doi.org/10.1145/3315573.3329987openalex-snapshot
Timescale functions for parallel memory allocation
inferred← citeshttps://doi.org/10.1145/3643886openalex-snapshot
PMAlloc: A Holistic Approach to Improving Persistent Memory Allocation
Editorial review for independent work. ICSAC — the Institute for Complexity
Science and Advanced Computing — runs a structured editorial panel for researchers
publishing outside journals, and publishes on CiteStamp rails. Submission is free
and goes through ORCID: icsacinstitute.org/submit.