On the public citation graph

Relaxing Synchronization in a Parallel SystemC Kernel

0 signed · 48 inferred · view as graph

Inferred edges come from two machine sources: sweeps of open repository metadata (mostly SSRN and Zenodo), and a bulk OpenAlex citation snapshot. Every row below is labelled with the one it came from. Neither is a complete citation index — absence here is not evidence of absence.

Is this your work? Sign in with ORCID and put your name on the claims that are yours.
Claim with ORCID
Reference health. See whether every reference in this work resolves to a known work and none has been retracted — and get a dated CiteStamped badge you can embed.
See reference health

What this work says

Outgoing claims: the papers this work cites, builds on, or argues with.

inferredcites →https://doi.org/10.1007/11758549_89openalex-snapshot
A Conservative Approach to SystemC Parallelization
inferredcites →https://doi.org/10.1109/date.2002.998404openalex-snapshot
Automated concurrency re-assignment in high level system models for efficient system-level simulation
inferredcites →https://doi.org/10.1109/dsd.2003.1231981openalex-snapshot
Distributing SoC simulations over a network of computers
inferredcites →https://doi.org/10.1109/ivc.1998.660701openalex-snapshot
SAVANT/TyVIS/WARPED: components for the analysis and simulation of VHDL
inferredcites →https://doi.org/10.1109/mwscas.2003.1562579openalex-snapshot
Automatic generation of geographically distributed, SystemC simulation models for IP/SoC design
inferredcites →https://doi.org/10.1109/simsym.1998.668472openalex-snapshot
Structured parallel simulation modeling and programming
inferredcites →https://doi.org/10.1145/6462.6485openalex-snapshot
Distributed discrete-event simulation
inferredcites →https://doi.org/10.1145/84537.84545openalex-snapshot
Parallel discrete event simulation
inferredcites →https://doi.org/10.1145/997163.997179openalex-snapshot
ESys.Net
inferredcites →https://doi.org/10.5555/882452.874566openalex-snapshot
Automated Concurrency Re-Assignment in High Level System Models for Efficient System-Level Simulation

What points at this work

Incoming claims: where this work appears in other papers’ reference lists and arguments.

inferred← citeshttps://doi.org/10.1007/978-3-319-06317-1_7openalex-snapshot
SystemC Modeling with Transaction Events
inferred← citeshttps://doi.org/10.1007/978-3-319-24457-0_8openalex-snapshot
A Framework for Distributed, Loosely-Synchronized Simulation of Complex SystemC/TLM Models
inferred← citeshttps://doi.org/10.1007/978-3-642-04284-3_14openalex-snapshot
Efficient Parallel Transaction Level Simulation by Exploiting Temporal Decoupling
inferred← citeshttps://doi.org/10.1007/s10617-012-9095-9openalex-snapshot
Semantics and efficient simulation of accuracy-adaptive TLMs
inferred← citeshttps://doi.org/10.1007/s10766-020-00668-wopenalex-snapshot
Scaled Static Analysis and IP Reuse for Out-of-Order Parallel SystemC Simulation
inferred← citeshttps://doi.org/10.1016/j.micpro.2015.06.001openalex-snapshot
Adaptive algorithm and tool flow for accelerating SystemC on many-core architectures
inferred← citeshttps://doi.org/10.1109/asp-dac47756.2020.9045568openalex-snapshot
Standard-compliant Parallel SystemC simulation of Loosely-Timed Transaction Level Models
inferred← citeshttps://doi.org/10.1109/dasip.2011.6136847openalex-snapshot
A systemc TLM framework for distributed simulation of complex systems with unpredictable communication
inferred← citeshttps://doi.org/10.1109/dsd.2014.62openalex-snapshot
Adaptive Algorithm and Tool Flow for Accelerating SystemC on Many-Core Architectures
inferred← citeshttps://doi.org/10.1109/eeei.2014.7005735openalex-snapshot
Parallel cycle-accurate SystemC kernel
inferred← citeshttps://doi.org/10.1109/fdl.2014.7119355openalex-snapshot
A comparison of parallel systemc simulation approaches at RTL
inferred← citeshttps://doi.org/10.1109/fdl.2014.7119360openalex-snapshot
Distributed, loosely-synchronized systemC/TLM simulations of many-processor platforms
inferred← citeshttps://doi.org/10.1109/hldvt.2012.6418255openalex-snapshot
Accelerating SystemC simulations using GPUs
inferred← citeshttps://doi.org/10.1109/icm.2010.5696160openalex-snapshot
Parallel TLM simulation of MPSoC on SMP workstations: Influence of communication locality
inferred← citeshttps://doi.org/10.1109/iscas.2014.6865424openalex-snapshot
SimParallel: A high performance parallel SystemC simulator using hierarchical multi-threading
inferred← citeshttps://doi.org/10.1109/rsp.2012.6380690openalex-snapshot
A cycle-level parallel simulation technique exploiting both space and time parallelism
inferred← citeshttps://doi.org/10.1109/rsp.2015.7416547openalex-snapshot
Challenges for the parallelization of loosely timed SystemC programs
inferred← citeshttps://doi.org/10.1109/samos.2014.6893217openalex-snapshot
Asynchronous parallel simulation with transaction events
inferred← citeshttps://doi.org/10.1109/samos.2014.6893218openalex-snapshot
Highly-parallel special-purpose multicore architecture for SystemC/TLM simulations
inferred← citeshttps://doi.org/10.1109/tc.2015.2500573openalex-snapshot
Code Manipulation for Virtual Platform Integration
inferred← citeshttps://doi.org/10.1145/1837274.1837284openalex-snapshot
Online SystemC emulation acceleration
inferred← citeshttps://doi.org/10.1145/1878961.1879005openalex-snapshot
parSC
inferred← citeshttps://doi.org/10.1145/1970353.1970359openalex-snapshot
Accelerating UNISIM-Based Cycle-Level Microarchitectural Simulations on Multicore Platforms
inferred← citeshttps://doi.org/10.1145/2228360.2228382openalex-snapshot
SAGA
inferred← citeshttps://doi.org/10.1145/2380445.2380500openalex-snapshot
SystemC simulation on GP-GPUs
inferred← citeshttps://doi.org/10.1145/3358194openalex-snapshot
Analyzing Variable Entanglement for Parallel Simulation of SystemC TLM-2.0 Models
inferred← citeshttps://doi.org/10.1145/3394885.3431419openalex-snapshot
Optimizing Temporal Decoupling using Event Relevance
inferred← citeshttps://doi.org/10.1145/3649329.3658257openalex-snapshot
Towards High-Performance Virtual Platforms: A Parallelization Strategy for SystemC TLM-2.0 CPU Models
inferred← citeshttps://doi.org/10.32657/10356/46287openalex-snapshot
Network-on-chip based manycore systems
inferred← citeshttps://doi.org/10.3390/electronics5020022openalex-snapshot
Parallel Simulation of Loosely Timed SystemC/TLM Programs: Challenges Raised by an Industrial Case Study
inferred← citeshttps://doi.org/10.34626/c0q3-dp97openalex-snapshot
Achieving Interoperability between SystemC and System#
inferred← citeshttps://doi.org/10.3850/9783981537079_0325openalex-snapshot
A New Parallel SystemC Kernel Leveraging Manycore Architectures
inferred← citeshttps://doi.org/10.4108/icst.simutools.2011.245520openalex-snapshot
HLA-based Simulation Environment for distributed SystemC Simulation
inferred← citeshttps://doi.org/10.4108/icst.simutools.2012.247751openalex-snapshot
A Framework for Exploration of Parallel SystemC Simulation on the Single-chip Cloud Computer
inferred← citeshttps://doi.org/10.47749/t/unicamp.2010.787681openalex-snapshot
Viabilizando a simulação multi-threaded para modelos escritos em SystemC
inferred← citeshttps://doi.org/10.5555/2151054.2151078openalex-snapshot
HLA-based simulation environment for distributed SystemC simulation
inferred← citeshttps://doi.org/10.5555/2485288.2485613openalex-snapshot
On the use of GP-GPUs for accelerating compute-intensive EDA applications
inferred← citeshttps://doi.org/10.7873/date.2013.017openalex-snapshot
Parallel Programming with SystemC for Loosely Timed Models: A Non-Intrusive Approach
Editorial review for independent work. ICSAC — the Institute for Complexity Science and Advanced Computing — runs a structured editorial panel for researchers publishing outside journals, and publishes on CiteStamp rails. Submission is free and goes through ORCID: icsacinstitute.org/submit.