On the public citation graph
Trustworthy Hardware: Identifying and Classifying Hardware Trojans
0 signed · 519 inferred · view as graph
Inferred edges come from two machine sources: sweeps of open repository metadata (mostly SSRN and Zenodo), and a bulk OpenAlex citation snapshot. Every row below is labelled with the one it came from. Neither is a complete citation index — absence here is not evidence of absence.
Is this your work? Sign in with ORCID and put your name on the
claims that are yours.
Reference health. See whether every reference in this work resolves to a
known work and none has been retracted — and get a dated CiteStamped
badge you can embed.
What this work says
Outgoing claims: the papers this work cites, builds on, or argues with.
inferredcites →https://doi.org/10.1109/hst.2008.4559039openalex-snapshot
Detecting malicious inclusions in secure hardware: Challenges and solutions
inferredcites →https://doi.org/10.1109/hst.2008.4559049openalex-snapshot
Hardware Trojan detection using path delay fingerprint
inferredcites →https://doi.org/10.1109/hst.2008.4559052openalex-snapshot
Extended abstract: Circuit CAD tools as a security threat
inferredcites →https://doi.org/10.1109/iscas.2010.5537869openalex-snapshot
Towards a comprehensive and systematic classification of hardware Trojans
inferredcites →https://doi.org/10.1109/mdt.2010.7openalex-snapshot
A Survey of Hardware Trojan Taxonomy and Detection
inferredcites →https://doi.org/10.1109/mspec.2008.4505310openalex-snapshot
The Hunt For The Kill Switch
inferredcites →https://doi.org/10.1145/1629911.1630091openalex-snapshot
Hardware Trojan horse detection using gate-level characterization
What points at this work
Incoming claims: where this work appears in other papers’ reference lists and arguments.
inferred← citeshttps://doi.org/10.1002/9781119593386.ch18openalex-snapshot
Proactive Defense Against Security Threats on IoT Hardware
inferred← citeshttps://doi.org/10.1002/aelm.201800872openalex-snapshot
Memristors for Hardware Security Applications
inferred← citeshttps://doi.org/10.1002/cpe.4724openalex-snapshot
A PCA and Mahalanobis distance‐based detection method for logical hardware Trojan
inferred← citeshttps://doi.org/10.1002/lpor.202200113openalex-snapshot
Cryptography Metasurface for One‐Time‐Pad Encryption and Massive Data Storage
inferred← citeshttps://doi.org/10.1007/978-3-030-02807-7_2openalex-snapshot
Low Cost Dual-Phase Watermark for Protecting CE Devices in IoT Framework
inferred← citeshttps://doi.org/10.1007/978-3-030-15334-2_1openalex-snapshot
The Need for Logic Locking
inferred← citeshttps://doi.org/10.1007/978-3-030-30596-3_11openalex-snapshot
Hardware Trojan Detection Schemes Using Path Delay and Side-Channel Analysis
inferred← citeshttps://doi.org/10.1007/978-3-030-30596-3_6openalex-snapshot
Vulnerability Assessment of Controller Designs
inferred← citeshttps://doi.org/10.1007/978-3-030-47218-4_4openalex-snapshot
Hardware Trojans in Microcircuits
inferred← citeshttps://doi.org/10.1007/978-3-030-47218-4_7openalex-snapshot
Countermeasures Against Hardware Trojans
inferred← citeshttps://doi.org/10.1007/978-3-030-64448-2_15openalex-snapshot
Security of Analog, Mixed-Signal, and RF Devices
inferred← citeshttps://doi.org/10.1007/978-3-030-78841-4_11openalex-snapshot
Defense Against Hardware Trojan Collusion in MPSoCs
inferred← citeshttps://doi.org/10.1007/978-3-030-79276-3_10openalex-snapshot
Hardware Trojan Detection Using XGBoost Algorithm for IoT with Data Augmentation Using CTGAN and SMOTE
inferred← citeshttps://doi.org/10.1007/978-3-030-81641-4_12openalex-snapshot
SANSCrypt: Sporadic-Authentication-Based Sequential Logic Encryption
inferred← citeshttps://doi.org/10.1007/978-3-030-94507-7_22openalex-snapshot
A Review Paper on Machine Learning Based Trojan Detection in the IoT Chips
inferred← citeshttps://doi.org/10.1007/978-3-031-16344-9_13openalex-snapshot
Hardware and System Security: Attacks and Countermeasures Against Hardware Trojans
inferred← citeshttps://doi.org/10.1007/978-3-031-19123-7_4openalex-snapshot
Working Principle and Attack Scenarios
inferred← citeshttps://doi.org/10.1007/978-3-031-19185-5_4openalex-snapshot
Volatile Memory-Based PUF
inferred← citeshttps://doi.org/10.1007/978-3-031-26896-0_1openalex-snapshot
Introduction to CAD for Hardware Security
inferred← citeshttps://doi.org/10.1007/978-3-031-38579-7_14openalex-snapshot
Using Analog Side Channels for Hardware Trojan Detection
inferred← citeshttps://doi.org/10.1007/978-3-031-54400-2_4openalex-snapshot
Arbeitsprinzip und Angriffsszenarien
inferred← citeshttps://doi.org/10.1007/978-3-031-57349-1_4openalex-snapshot
Power Line Communication Security
inferred← citeshttps://doi.org/10.1007/978-3-031-76328-1_2openalex-snapshot
Exploring Classic Security Attacks and Hardware Intricacies
inferred← citeshttps://doi.org/10.1007/978-3-031-78949-6_12openalex-snapshot
Area Efficient Lightweight Cipher System Implementation for Edge Device
inferred← citeshttps://doi.org/10.1007/978-3-031-85933-5_25openalex-snapshot
Cybersecurity Techniques, Emerging Threats, and Industry Responses
inferred← citeshttps://doi.org/10.1007/978-3-032-15541-2_12openalex-snapshot
On Advancing Pre-silicon Hardware Trojan Detection Against Lightweight Block Ciphers
inferred← citeshttps://doi.org/10.1007/978-3-032-27207-2_2openalex-snapshot
HW Security Threads and Vulnerabilities
inferred← citeshttps://doi.org/10.1007/978-3-032-27207-2_3openalex-snapshot
Conventional Countermeasures Against Hardware Security Threats
inferred← citeshttps://doi.org/10.1007/978-3-319-07674-4_69openalex-snapshot
Designing a New Model for Trojan Horse Detection Using Sequential Minimal Optimization
inferred← citeshttps://doi.org/10.1007/978-3-319-46097-0_8openalex-snapshot
Electromagnetic Transmission of Intellectual Property Data to Protect FPGA Designs
inferred← citeshttps://doi.org/10.1007/978-3-319-48947-6_4openalex-snapshot
The Hardware Trojan System: An Online Suite of Tools for Hardware Trojan Analysis
inferred← citeshttps://doi.org/10.1007/978-3-319-49019-9_5openalex-snapshot
Permutation-Based Obfuscation
inferred← citeshttps://doi.org/10.1007/978-3-319-49025-0_3openalex-snapshot
Digital Circuit Vulnerabilities to Hardware Trojans
inferred← citeshttps://doi.org/10.1007/978-3-319-50057-7_8openalex-snapshot
Physical Unclonable Functions and Intellectual Property Protection Techniques
inferred← citeshttps://doi.org/10.1007/978-3-319-50380-6_2openalex-snapshot
Turning Electronic Circuits Features into On-Chip Locks
inferred← citeshttps://doi.org/10.1007/978-3-319-50380-6_5openalex-snapshot
Side Channel Analysis, an Efficient Ally for IP Protection
inferred← citeshttps://doi.org/10.1007/978-3-319-63917-8_14openalex-snapshot
Study of Hardware Trojans in a Closed Loop Control System for an Internet-of-Things Application
inferred← citeshttps://doi.org/10.1007/978-3-319-68511-3_10openalex-snapshot
Detecting Hardware Trojans Using Delay Analysis
inferred← citeshttps://doi.org/10.1007/978-3-319-68511-3_14openalex-snapshot
Hardware Trojan Attacks in FPGA and Protection Approaches
inferred← citeshttps://doi.org/10.1007/978-3-319-68511-3_2openalex-snapshot
Introduction to Hardware Trojans
inferred← citeshttps://doi.org/10.1007/978-3-319-70694-8_26openalex-snapshot
The First Thorough Side-Channel Hardware Trojan
inferred← citeshttps://doi.org/10.1007/978-3-319-79081-7_4openalex-snapshot
Circuit Vulnerabilities to Hardware Trojans at the Gate Level
inferred← citeshttps://doi.org/10.1007/978-3-319-79081-7_6openalex-snapshot
Circuit Vulnerabilities to Hardware Trojan at the Layout Level
inferred← citeshttps://doi.org/10.1007/978-3-319-93100-5_20openalex-snapshot
Hardware Security and Trust: Logic Locking as a Design-for-Trust Solution
inferred← citeshttps://doi.org/10.1007/978-3-642-31494-0_22openalex-snapshot
Effect of Malicious Hardware Logic on Circuit Reliability
inferred← citeshttps://doi.org/10.1007/978-3-642-34041-3_26openalex-snapshot
Code-Controlled Hardware Trojan Horse
inferred← citeshttps://doi.org/10.1007/978-3-662-53140-2_12openalex-snapshot
Antikernel: A Decentralized Secure Hardware-Software Operating System Architecture
inferred← citeshttps://doi.org/10.1007/978-3-662-53140-2_30openalex-snapshot
A Design Methodology for Stealthy Parametric Trojans and Its Application to Bug Attacks
inferred← citeshttps://doi.org/10.1007/978-81-322-2126-5_67openalex-snapshot
A Start to Fail Frequency Technique for Detecting Hardware Trojan
inferred← citeshttps://doi.org/10.1007/978-981-10-8536-9_34openalex-snapshot
Hardware Trojans: An Austere Menace Ahead
inferred← citeshttps://doi.org/10.1007/978-981-15-7234-0_37openalex-snapshot
Hardware Trojan Detection Using Machine Learning Technique
inferred← citeshttps://doi.org/10.1007/978-981-16-4177-0_53openalex-snapshot
A Survey on Using Machine Learning to Counter Hardware Trojan Challenges
inferred← citeshttps://doi.org/10.1007/s10836-013-5428-2openalex-snapshot
A Comprehensive Framework for Counterfeit Defect Coverage Analysis and Detection Assessment
inferred← citeshttps://doi.org/10.1007/s10836-015-5504-xopenalex-snapshot
Detecting Hardware Trojans using On-chip Sensors in an ASIC Design
inferred← citeshttps://doi.org/10.1007/s10836-016-5632-yopenalex-snapshot
Golden-Free Hardware Trojan Detection with High Sensitivity Under Process Noise
inferred← citeshttps://doi.org/10.1007/s10836-021-05953-1openalex-snapshot
Hardware Trojan Free Netlist Identification: A Clustering Approach
inferred← citeshttps://doi.org/10.1007/s10836-022-06004-zopenalex-snapshot
The Detection of Malicious Modifications in the FPGA
inferred← citeshttps://doi.org/10.1007/s10836-026-06249-yopenalex-snapshot
Adversarially Robust Hardware Trojan Detection with Synthetic Data Augmentation
inferred← citeshttps://doi.org/10.1007/s11390-014-1479-9openalex-snapshot
Trusted Integrated Circuits: The Problem and Challenges
inferred← citeshttps://doi.org/10.1007/s11837-016-1937-7openalex-snapshot
Manufacturing and Security Challenges in 3D Printing
inferred← citeshttps://doi.org/10.1007/s12046-024-02461-8openalex-snapshot
GAN4IP: A unified GAN and logic locking-based pipeline for hardware IP security
inferred← citeshttps://doi.org/10.1007/s12083-025-02156-9openalex-snapshot
A survey on lightweight hardware security using physically unclonable functions for IoT devices
inferred← citeshttps://doi.org/10.1007/s41635-017-0005-2openalex-snapshot
Trust Filter: Runtime Hardware Trojan Detection in Behavioral MPSoCs
inferred← citeshttps://doi.org/10.1007/s41635-017-0014-1openalex-snapshot
S3CBench: Synthesizable Security SystemC Benchmarks for High-Level Synthesis
inferred← citeshttps://doi.org/10.1007/s41635-017-0024-zopenalex-snapshot
Challenges and Opportunities in Analog and Mixed Signal (AMS) Integrated Circuit (IC) Security
inferred← citeshttps://doi.org/10.1007/s41635-018-0037-2openalex-snapshot
Surveying the Hardware Trojan Threat Landscape for the Internet-of-Things
inferred← citeshttps://doi.org/10.1007/s41635-018-0063-0openalex-snapshot
Hardware-Layer Intelligence Collection for Smart Grid Embedded Systems
inferred← citeshttps://doi.org/10.1007/s41635-022-00127-7openalex-snapshot
Novel Feature Selection for Non-destructive Detection of Hardware Trojans Using Hyperspectral Scanning
inferred← citeshttps://doi.org/10.1007/s41635-026-00192-2openalex-snapshot
AI-Enabled Covert Channel Detection in RF Receiver Architectures
inferred← citeshttps://doi.org/10.1007/s42452-021-04647-9openalex-snapshot
Security assessment for routing-based synthesis on cyberphysical MEDA-based digital microfluidic biochip
inferred← citeshttps://doi.org/10.1007/s42979-021-00562-3openalex-snapshot
Stratification of Hardware Attacks: Side Channel Attacks and Fault Injection Techniques
inferred← citeshttps://doi.org/10.1016/j.comnet.2020.107593openalex-snapshot
A survey on physical unclonable function (PUF)-based security solutions for Internet of Things
inferred← citeshttps://doi.org/10.1016/j.cose.2023.103196openalex-snapshot
Logic locking for IP security: A comprehensive analysis on challenges, techniques, and trends
inferred← citeshttps://doi.org/10.1016/j.cosrev.2020.100331openalex-snapshot
Security of Power Line Communication systems: Issues, limitations and existing solutions
inferred← citeshttps://doi.org/10.1016/j.jcss.2014.02.005openalex-snapshot
A survey of emerging threats in cybersecurity
inferred← citeshttps://doi.org/10.1016/j.mejo.2024.106314openalex-snapshot
A circuit protection method based on replacing minterms with combinatorial circuits
inferred← citeshttps://doi.org/10.1016/j.micpro.2016.02.019openalex-snapshot
Identification of IP control units by state encoding and side channel verification
inferred← citeshttps://doi.org/10.1016/j.micpro.2017.11.001openalex-snapshot
TASPDetect: Reviving Trust in 3PIP By Detecting TASP Trojans
inferred← citeshttps://doi.org/10.1016/j.micpro.2020.103295openalex-snapshot
Conventional and machine learning approaches as countermeasures against hardware trojan attacks
inferred← citeshttps://doi.org/10.1016/j.microrel.2020.114021openalex-snapshot
Securing RSA hardware accelerators through residue checking
inferred← citeshttps://doi.org/10.1016/j.microrel.2021.114212openalex-snapshot
A method to prevent hardware Trojans limiting access to layout resources
inferred← citeshttps://doi.org/10.1016/j.procs.2018.10.286openalex-snapshot
Systems Engineering Design: Architecting Trustworthiness in Cyber Physical Systems Using an Extended Aggregated Modality
inferred← citeshttps://doi.org/10.1016/j.sysarc.2023.103006openalex-snapshot
Secure Routing Framework for Mitigating Time-Delay Trojan Attack in System-on-Chip
inferred← citeshttps://doi.org/10.1016/j.vlsi.2016.06.008openalex-snapshot
A hardened network-on-chip design using runtime hardware Trojan mitigation methods
inferred← citeshttps://doi.org/10.1016/j.vlsi.2016.09.007openalex-snapshot
Low cost optimized Trojan secured schedule at behavioral level for single & Nested loop control data flow graphs (Invited Paper)
inferred← citeshttps://doi.org/10.1016/j.vlsi.2017.06.002openalex-snapshot
Effective usage of redundancy to aid neutralization of hardware Trojans in Integrated Circuits
inferred← citeshttps://doi.org/10.1016/j.vlsi.2017.11.003openalex-snapshot
Runtime hardware Trojan monitors through modeling burst mode communication using formal verification
inferred← citeshttps://doi.org/10.1016/j.vlsi.2021.03.001openalex-snapshot
A new hardware Trojan detection technique using deep convolutional neural network
inferred← citeshttps://doi.org/10.1016/j.vlsi.2021.03.002openalex-snapshot
On malicious implants in PCBs throughout the supply chain
inferred← citeshttps://doi.org/10.1016/j.vlsi.2026.102656openalex-snapshot
FSMformer: An efficient direction-aware graph transformer for state register detection of gate-level netlist
inferred← citeshttps://doi.org/10.1049/iet-cds.2017.0028openalex-snapshot
Course on secure hardware design of silicon chips
inferred← citeshttps://doi.org/10.1049/iet-cdt.2014.0028openalex-snapshot
Survey of hardware protection of design data for integrated circuits and intellectual properties
inferred← citeshttps://doi.org/10.1049/iet-cdt.2016.0014openalex-snapshot
Low‐cost security aware HLS methodology
inferred← citeshttps://doi.org/10.1049/iet-cdt.2020.0041openalex-snapshot
Ten years of hardware Trojans: a survey from the attacker's perspective
inferred← citeshttps://doi.org/10.1051/j3ea/2012004openalex-snapshot
Approche didactique pour l’enseignement de l’attaque DPA ciblant l’algorithme de chiffrement AES
inferred← citeshttps://doi.org/10.1063/5.0199515openalex-snapshot
Pretend security policy using ontology matching system
inferred← citeshttps://doi.org/10.1063/5.0296216openalex-snapshot
A systematic review and future research agenda: Cyber security perspective
inferred← citeshttps://doi.org/10.1080/01402390.2017.1288107openalex-snapshot
A Matter of Time: On the Transitory Nature of Cyber Weapons
inferred← citeshttps://doi.org/10.1080/02564602.2022.2158952openalex-snapshot
Reliability Issues in State-of-the-Art Microfluidic Biochips: A Survey
inferred← citeshttps://doi.org/10.1088/1742-6596/787/1/012023openalex-snapshot
Counterfeit Electronics Detection Using Image Processing and Machine Learning
inferred← citeshttps://doi.org/10.1109/access.2016.2575039openalex-snapshot
A New Characterization of Hardware Trojans
inferred← citeshttps://doi.org/10.1109/access.2018.2790392openalex-snapshot
Security-Aware Task Scheduling Using Untrusted Components in High-Level Synthesis
inferred← citeshttps://doi.org/10.1109/access.2018.2846583openalex-snapshot
McSeVIC: A Model Checking Based Framework for Security Vulnerability Analysis of Integrated Circuits
inferred← citeshttps://doi.org/10.1109/access.2019.2896479openalex-snapshot
A Multi-Layer Hardware Trojan Protection Framework for IoT Chips
inferred← citeshttps://doi.org/10.1109/access.2020.2965016openalex-snapshot
A Survey on Machine Learning Against Hardware Trojan Attacks: Recent Advances and Challenges
inferred← citeshttps://doi.org/10.1109/access.2020.2989735openalex-snapshot
Hardware Trojan Detection Using Controlled Circuit Aging
inferred← citeshttps://doi.org/10.1109/access.2021.3131969openalex-snapshot
Trojan Attack on the Initialization of Pseudo-Random Bit Generators Using Synchronization of Chaotic Input Sources
inferred← citeshttps://doi.org/10.1109/access.2023.3288696openalex-snapshot
A Survey on Hardware Security: Current Trends and Challenges
inferred← citeshttps://doi.org/10.1109/access.2024.3381615openalex-snapshot
Toward Hybrid Classical Deep Learning-Quantum Methods for Steganalysis
inferred← citeshttps://doi.org/10.1109/acsac63791.2024.00077openalex-snapshot
Evil from Within: Machine Learning Backdoors Through Dormant Hardware Trojans
inferred← citeshttps://doi.org/10.1109/apccas.2014.7032768openalex-snapshot
Hardware Trojan detection with linear regression based gate-level characterization
inferred← citeshttps://doi.org/10.1109/apccas55924.2022.10090353openalex-snapshot
Modeling of Sneaky Hardware Trojan Using Spin-orbit Torque Assisted Magnetic Tunnel Junction for High Speed Digital Circuits
inferred← citeshttps://doi.org/10.1109/aqtr.2014.6857919openalex-snapshot
Security and intrusion detection on critical SCADA systems for water management
inferred← citeshttps://doi.org/10.1109/asap.2017.7995258openalex-snapshot
DoSGuard: Protecting pipelined MPSoCs against hardware Trojan based DoS attacks
inferred← citeshttps://doi.org/10.1109/asianhost.2016.7835566openalex-snapshot
RECORD: Temporarily Randomized Encoding of COmbinational Logic for Resistance to Data Leakage from hardware Trojan
inferred← citeshttps://doi.org/10.1109/asianhost.2016.7835569openalex-snapshot
Test generation for combinational hardware Trojans
inferred← citeshttps://doi.org/10.1109/asianhost.2016.7835571openalex-snapshot
Translating circuit behavior manifestations of hardware Trojans using model checkers into run-time Trojan detection monitors
inferred← citeshttps://doi.org/10.1109/asid56930.2022.9995991openalex-snapshot
A PCA Based SVM Hardware Trojan Detection Approach
inferred← citeshttps://doi.org/10.1109/asp-dac47756.2020.9045449openalex-snapshot
Automated Trigger Activation by Repeated Maximal Clique Sampling
inferred← citeshttps://doi.org/10.1109/aspdac.2016.7428063openalex-snapshot
Enabling multi-layer cyber-security assessment of Industrial Control Systems through Hardware-In-The-Loop testbeds
inferred← citeshttps://doi.org/10.1109/ats.2014.44openalex-snapshot
A Resizing Method to Minimize Effects of Hardware Trojans
inferred← citeshttps://doi.org/10.1109/ats.2018.00025openalex-snapshot
Lifetime Reliability Trojan Based on Exploring Malicious Aging
inferred← citeshttps://doi.org/10.1109/ats47505.2019.00021openalex-snapshot
GramsDet: Hardware Trojan Detection Based on Recurrent Neural Network
inferred← citeshttps://doi.org/10.1109/ats56056.2022.00036openalex-snapshot
A Hardware Trojan Trigger Localization Method in RTL based on Control Flow Features
inferred← citeshttps://doi.org/10.1109/autotestcon43700.2019.8961081openalex-snapshot
A Role for Embedded Instrumentation in Real-Time Hardware Assurance and Online Monitoring against Cybersecurity Threats
inferred← citeshttps://doi.org/10.1109/cci.2016.7778953openalex-snapshot
Hardware Trojan detection based on the distance discrimination
inferred← citeshttps://doi.org/10.1109/ccis63231.2024.10932003openalex-snapshot
Secure Federated Learning for Gate-Level IP Hardware Trojan Detection Using Homomorphic Encryption
inferred← citeshttps://doi.org/10.1109/ccwc57344.2023.10099121openalex-snapshot
Application of LSTM Auto Encoder in Hardware Trojan Detection
inferred← citeshttps://doi.org/10.1109/cisda.2015.7208639openalex-snapshot
On the use of design diversity in fault tolerant and secure systems: A qualitative analysis
inferred← citeshttps://doi.org/10.1109/cisda.2015.7208642openalex-snapshot
Applying chaos theory for runtime Hardware Trojan detection
inferred← citeshttps://doi.org/10.1109/comapp.2018.8460369openalex-snapshot
Affirming Hardware Design Authenticity Using Fragile IP Watermarking
inferred← citeshttps://doi.org/10.1109/csci.2017.13openalex-snapshot
Enhancing Trojan Detection by Finding LTL and Taint Properties in RTL Circuit Designs: A Case Study
inferred← citeshttps://doi.org/10.1109/cybersecurity49315.2020.9138897openalex-snapshot
Think Smart, Play Dumb: Analyzing Deception in Hardware Trojan Detection Using Game Theory
inferred← citeshttps://doi.org/10.1109/dac.2014.6881502openalex-snapshot
A red team/blue team assessment of functional analysis methods for malicious circuit identification
inferred← citeshttps://doi.org/10.1109/dac.2018.8465789openalex-snapshot
GPU Obfuscation: Attack and Defense Strategies
inferred← citeshttps://doi.org/10.1109/dac56929.2023.10247697openalex-snapshot
GDSII-Guard: ECO Anti-Trojan Optimization with Exploratory Timing-Security Trade-Offs
inferred← citeshttps://doi.org/10.1109/dcas61159.2024.10539889openalex-snapshot
VeriPy: A Python-Powered Framework for Parsing Verilog HDL and High-Level Behavioral Analysis of Hardware
inferred← citeshttps://doi.org/10.1109/dcas69364.2026.11544625openalex-snapshot
Early Detection of Hardware Trojans Using Neural Controlled Differential Equations and Analysis of Power Traces
inferred← citeshttps://doi.org/10.1109/desec.2017.8073842openalex-snapshot
Workload-aware lifetime Trojan based on statistical aging manipulation
inferred← citeshttps://doi.org/10.1109/desec.2017.8073843openalex-snapshot
Security analysis of computing systems from circuit-architectural perspective
inferred← citeshttps://doi.org/10.1109/dft.2012.6378199openalex-snapshot
Software exploitable hardware Trojans in embedded processor
inferred← citeshttps://doi.org/10.1109/dft.2012.6378200openalex-snapshot
Minimization of Trojan footprint by reducing Delay/Area impact
inferred← citeshttps://doi.org/10.1109/dft.2012.6378201openalex-snapshot
Designing and implementing a Malicious 8051 processor
inferred← citeshttps://doi.org/10.1109/dft.2013.6653617openalex-snapshot
Exploiting error control approaches for Hardware Trojans on Network-on-Chip links
inferred← citeshttps://doi.org/10.1109/dft.2014.6962098openalex-snapshot
Reusing the IEEE 1500 design for test infrastructure for security monitoring of Systems-on-Chip
inferred← citeshttps://doi.org/10.1109/dft.2014.6962105openalex-snapshot
Triggering Trojans in SRAM circuits with X-propagation
inferred← citeshttps://doi.org/10.1109/dft.2015.7315143openalex-snapshot
Security analysis of logic encryption against the most effective side-channel attack: DPA
inferred← citeshttps://doi.org/10.1109/dft56152.2022.9962340openalex-snapshot
Preventing Soft Errors and Hardware Trojans in RISC-V Cores
inferred← citeshttps://doi.org/10.1109/dft59622.2023.10313529openalex-snapshot
Hardware Trojans of Computing-In-Memories: Issues and Methods
inferred← citeshttps://doi.org/10.1109/dsd.2015.32openalex-snapshot
A Comparison of TERO and RO Timing Sensitivity for Hardware Trojan Detection Applications
inferred← citeshttps://doi.org/10.1109/dsd.2016.47openalex-snapshot
TERO-Based Detection of Hardware Trojans on FPGA Implementation of the AES Algorithm
inferred← citeshttps://doi.org/10.1109/dsn.2016.42openalex-snapshot
On False Data Injection Attacks Against Railway Traction Power Systems
inferred← citeshttps://doi.org/10.1109/dtis.2013.6527798openalex-snapshot
Privilege escalation attack through address space identifier corruption in untrusted modern processors
inferred← citeshttps://doi.org/10.1109/dtis.2019.8735085openalex-snapshot
Hardware Trojan Prevention Through Limiting Access to the Active Region
inferred← citeshttps://doi.org/10.1109/dtis48698.2020.9081029openalex-snapshot
Analysis of Test Data Tampering Attack on Manufacturing Testing
inferred← citeshttps://doi.org/10.1109/ecce57851.2023.10101599openalex-snapshot
PUF-based Hardware Trojan: Design and Novel Attack on Encryption Circuit
inferred← citeshttps://doi.org/10.1109/ecctd.2017.8093301openalex-snapshot
Preventing and masking Trojan circuits triggering out of working area
inferred← citeshttps://doi.org/10.1109/emergin63207.2024.10961137openalex-snapshot
Systematic Analysis of Common Cyber Attacks and Their Mitigation Techniques
inferred← citeshttps://doi.org/10.1109/emie61984.2024.10617082openalex-snapshot
Study on Hardware Trojan Design and Implantation Based on Chisel
inferred← citeshttps://doi.org/10.1109/ets.2018.8400708openalex-snapshot
Hardware Trojan detection using path delay order encoding with process variation tolerance
inferred← citeshttps://doi.org/10.1109/ets48528.2020.9131560openalex-snapshot
Hardware Trojan Attacks in Analog/Mixed-Signal ICs via the Test Access Mechanism
inferred← citeshttps://doi.org/10.1109/ets69887.2026.11591602openalex-snapshot
Hardware Trojans Horses: Two Decades Later, What We Really Know
inferred← citeshttps://doi.org/10.1109/ewdts.2017.8110101openalex-snapshot
Detection and masking of Trojan Circuits in sequential logic
inferred← citeshttps://doi.org/10.1109/fpl.2015.7294009openalex-snapshot
Temperature-triggered behavioral IPs HW Trojan detection method with FPGAs
inferred← citeshttps://doi.org/10.1109/fpt.2016.7929531openalex-snapshot
Hardware Trojan avoidance and detection for dynamically re-configurable FPGAs
inferred← citeshttps://doi.org/10.1109/host45689.2020.9300127openalex-snapshot
A Novel Golden-Chip-Free Clustering Technique Using Backscattering Side Channel for Hardware Trojan Detection
inferred← citeshttps://doi.org/10.1109/host64725.2025.11050049openalex-snapshot
Trojan Localization in Generic AMS Circuits from Combined Power and Functional Queries
inferred← citeshttps://doi.org/10.1109/host68814.2026.11604183openalex-snapshot
Covert Information Leakage Via Hardware-Induced Spectral Shaping
inferred← citeshttps://doi.org/10.1109/hst.2012.6224319openalex-snapshot
HTOutlier: Hardware Trojan detection with side-channel signature outlier identification
inferred← citeshttps://doi.org/10.1109/hst.2013.6581575openalex-snapshot
Malicious circuitry detection using fast timing characterization via test points
inferred← citeshttps://doi.org/10.1109/hst.2014.6855574openalex-snapshot
EM-based detection of hardware trojans on FPGAs
inferred← citeshttps://doi.org/10.1109/hst.2016.7495588openalex-snapshot
SARLock: SAT attack resistant logic locking
inferred← citeshttps://doi.org/10.1109/iaeac47372.2019.8997863openalex-snapshot
The State-of-the-art in EDA tools: the Hardware Trojan Confrontation Framework
inferred← citeshttps://doi.org/10.1109/ibcast51254.2021.9393203openalex-snapshot
On Parametric Hardware Trojans
inferred← citeshttps://doi.org/10.1109/icacci.2017.8126195openalex-snapshot
Analysis of aes cryptosystem in the existence of hardware trojan
inferred← citeshttps://doi.org/10.1109/iccad.2013.6691149openalex-snapshot
Hardware Trojans in wireless cryptographic ICs: Silicon demonstration & detection method evaluation
inferred← citeshttps://doi.org/10.1109/iccad.2013.6691207openalex-snapshot
Hardware security: Threat models and metrics
inferred← citeshttps://doi.org/10.1109/iccad.2017.8203796openalex-snapshot
Rethinking split manufacturing: An information-theoretic approach with secure layout techniques
inferred← citeshttps://doi.org/10.1109/iccad.2017.8203846openalex-snapshot
Why you should care about don't cares: Exploiting internal don't care conditions for hardware Trojans
inferred← citeshttps://doi.org/10.1109/iccad45719.2019.8942100openalex-snapshot
Security and Complexity Analysis of LUT-based Obfuscation: From Blueprint to Reality
inferred← citeshttps://doi.org/10.1109/iccad51958.2021.9643543openalex-snapshot
Security Closure of Physical Layouts ICCAD Special Session Paper
inferred← citeshttps://doi.org/10.1109/icccas.2013.6765398openalex-snapshot
Designing and implementing hardware Trojans in ARM9 IP
inferred← citeshttps://doi.org/10.1109/icccnt.2014.6963036openalex-snapshot
Malicious combinational Hardware Trojan detection by Gate Level Characterization in 90nm technology
inferred← citeshttps://doi.org/10.1109/iccd.2011.6081410openalex-snapshot
Blue team red team approach to hardware trust assessment
inferred← citeshttps://doi.org/10.1109/iccd.2011.6081411openalex-snapshot
Circumventing a ring oscillator approach to FPGA-based hardware Trojan detection
showing the first 200 of 512 · page through all 512
Editorial review for independent work. ICSAC — the Institute for Complexity
Science and Advanced Computing — runs a structured editorial panel for researchers
publishing outside journals, and publishes on CiteStamp rails. Submission is free
and goes through ORCID: icsacinstitute.org/submit.