On the public citation graph
PORPLE: An Extensible Optimizer for Portable Data Placement on GPU
0 signed · 104 inferred · view as graph
Inferred edges come from two machine sources: sweeps of open repository metadata (mostly SSRN and Zenodo), and a bulk OpenAlex citation snapshot. Every row below is labelled with the one it came from. Neither is a complete citation index — absence here is not evidence of absence.
Is this your work? Sign in with ORCID and put your name on the
claims that are yours.
Reference health. See whether every reference in this work resolves to a
known work and none has been retracted — and get a dated CiteStamped
badge you can embed.
What this work says
Outgoing claims: the papers this work cites, builds on, or argues with.
inferredcites →https://doi.org/10.1007/978-3-540-24644-2_35openalex-snapshot
Cetus – An Extensible Compiler Infrastructure for Source-to-Source Transformation
inferredcites →https://doi.org/10.1016/b978-155860869-6/50025-1openalex-snapshot
Generic Database Cost Models for Hierarchical Memory Systems
inferredcites →https://doi.org/10.1109/hpca.2011.5749745openalex-snapshot
A quantitative performance analysis model for GPU architectures
inferredcites →https://doi.org/10.1109/iiswc.2009.5306797openalex-snapshot
Rodinia: A benchmark suite for heterogeneous computing
inferredcites →https://doi.org/10.1109/ispass.2010.5452013openalex-snapshot
Demystifying GPU microarchitecture through microbenchmarking
inferredcites →https://doi.org/10.1109/pact.2003.1238004openalex-snapshot
Miss rate prediction across all program inputs
inferredcites →https://doi.org/10.1109/pact.2013.6618807openalex-snapshot
Exploring hybrid memory for GPU energy efficiency through software-hardware co-design
inferredcites →https://doi.org/10.1109/tpds.2010.107openalex-snapshot
Exploiting Memory Access Patterns to Improve Memory Performance in Data-Parallel Architectures
inferredcites →https://doi.org/10.1145/1375527.1375562openalex-snapshot
A compiler framework for optimization of affine loop nests for gpgpus
inferredcites →https://doi.org/10.1145/1555754.1555760openalex-snapshot
Scalable high performance main memory system using phase-change memory technology
inferredcites →https://doi.org/10.1145/1555754.1555775openalex-snapshot
An analytical model for a GPU architecture with memory-level and thread-level parallelism awareness
inferredcites →https://doi.org/10.1145/1693453.1693470openalex-snapshot
An adaptive performance modeling tool for GPU architectures
inferredcites →https://doi.org/10.1145/1735688.1735702openalex-snapshot
The Scalable Heterogeneous Computing (SHOC) benchmark suite
inferredcites →https://doi.org/10.1145/1806596.1806606openalex-snapshot
A GPGPU compiler for memory optimization and parallelism management
inferredcites →https://doi.org/10.1145/1854273.1854336openalex-snapshot
Data layout transformation exploiting memory-level parallelism in structured grid many-core applications
inferredcites →https://doi.org/10.1145/1854273.1854348openalex-snapshot
An integer programming framework for optimizing shared memory use on GPUs
inferredcites →https://doi.org/10.1145/1950365.1950408openalex-snapshot
On-the-fly elimination of dynamic irregularities for GPU computing
inferredcites →https://doi.org/10.1145/1995896.1995911openalex-snapshot
Page placement in hybrid memory systems
inferredcites →https://doi.org/10.1145/2049662.2049663openalex-snapshot
The university of Florida sparse matrix collection
inferredcites →https://doi.org/10.1145/2145816.2145819openalex-snapshot
A performance analysis framework for identifying potential benefits in GPGPU applications
inferredcites →https://doi.org/10.1145/2259016.2259037openalex-snapshot
Auto-generation and auto-tuning of 3D stencil codes on GPU clusters
inferredcites →https://doi.org/10.1145/2304576.2304582openalex-snapshot
Characterizing and improving the use of demand-fetched caches in GPUs
inferredcites →https://doi.org/10.1145/2442516.2442523openalex-snapshot
Complexity analysis and algorithm design for reorganizing data to minimize non-coalesced memory accesses on GPU
inferredcites →https://doi.org/10.1145/2485922.2485957openalex-snapshot
Die-stacked DRAM caches for servers
inferredcites →https://doi.org/10.1145/780822.781159openalex-snapshot
Predicting whole-program locality through reuse distance analysis
inferredcites →https://doi.org/10.1145/781131.781159openalex-snapshot
Predicting whole-program locality through reuse distance analysis
inferredcites →https://doi.org/10.1145/800200.806184openalex-snapshot
Measurements of major locality phases in symbolic reference strings
inferredcites →https://doi.org/10.5555/2523721.2523737openalex-snapshot
Exploring hybrid memory for GPU energy efficiency through software-hardware co-design
inferredcites →https://doi.org/10.5555/800253.807689openalex-snapshot
On the effectiveness of set associative page mapping and its application to main memory management
inferredcites →https://doi.org/10.5555/942806.943841openalex-snapshot
Miss rate prediction across all program inputs
What points at this work
Incoming claims: where this work appears in other papers’ reference lists and arguments.
inferred← citeshttps://doi.org/10.1007/978-3-030-60245-1_27openalex-snapshot
Performance Modeling of Stencil Computation on SW26010 Processors
inferred← citeshttps://doi.org/10.1007/978-3-031-01759-9openalex-snapshot
General-Purpose Graphics Processor Architectures
inferred← citeshttps://doi.org/10.1007/978-3-319-63387-9_25openalex-snapshot
GPUDrano: Detecting Uncoalesced Accesses in GPU Programs
inferred← citeshttps://doi.org/10.1007/978-3-319-99725-4_9openalex-snapshot
Block-Size Independence for GPU Programs
inferred← citeshttps://doi.org/10.1007/s11390-016-1624-8openalex-snapshot
Pragma Directed Shared Memory Centric Optimizations on GPUs
inferred← citeshttps://doi.org/10.1016/b978-0-12-803738-6.00005-7openalex-snapshot
Data placement on GPUs
inferred← citeshttps://doi.org/10.1016/j.parco.2017.11.003openalex-snapshot
Benchmarking the GPU memory at the warp level
inferred← citeshttps://doi.org/10.1109/access.2022.3196008openalex-snapshot
XUnified: A Framework for Guiding Optimal Use of GPU Unified Memory
inferred← citeshttps://doi.org/10.1109/cluster.2017.42openalex-snapshot
Performance Modeling for Optimal Data Placement on GPU with Heterogeneous Memory Systems
inferred← citeshttps://doi.org/10.1109/e2sc.2016.012openalex-snapshot
Characterizing Power and Performance of GPU Memory Access
inferred← citeshttps://doi.org/10.1109/hpcs48598.2019.9188095openalex-snapshot
Polyhedral Model Guided Automatic GPU Cache Exploitation Framework
inferred← citeshttps://doi.org/10.1109/i-smac55078.2022.9987403openalex-snapshot
A Review on Statistical Power Modelling for a Graphics Processing Unit (GPU)
inferred← citeshttps://doi.org/10.1109/i2ct51068.2021.9417908openalex-snapshot
HeronEye: Survey on Coordinated and Efficient Huge Page Management to Fine-grained OS Support
inferred← citeshttps://doi.org/10.1109/icde.2017.116openalex-snapshot
Sweet KNN: An Efficient KNN on GPU through Reconciliation between Redundancy Removal and Regularity
inferred← citeshttps://doi.org/10.1109/icpp.2016.72openalex-snapshot
Optimizing GPU Register Usage: Extensions to OpenACC and Compiler Optimizations
inferred← citeshttps://doi.org/10.1109/iiswc66894.2025.00038openalex-snapshot
Dissecting CPU-GPU Unified Physical Memory on AMD MI300A APUs
inferred← citeshttps://doi.org/10.1109/ipdps.2018.00086openalex-snapshot
Taming the "Monster": Overcoming Program Optimization Challenges on SW26010 Through Precise Performance Modeling
inferred← citeshttps://doi.org/10.1109/ipdps64566.2025.00097openalex-snapshot
Performance Characterization of CXL Memory and Its Use Cases
inferred← citeshttps://doi.org/10.1109/isspit47144.2019.9001832openalex-snapshot
Multilevel Approaches to Fine Tune Performance of Linear Algebra Libraries
inferred← citeshttps://doi.org/10.1109/mchpc49590.2019.00016openalex-snapshot
Machine Learning Guided Optimal Use of GPU Unified Memory
inferred← citeshttps://doi.org/10.1109/micro.2016.7783715openalex-snapshot
Efficient kernel synthesis for performance portable programming
inferred← citeshttps://doi.org/10.1109/micro.2016.7783718openalex-snapshot
Zorua: A holistic approach to resource virtualization in GPUs
inferred← citeshttps://doi.org/10.1109/mm.2015.53openalex-snapshot
Enabling Portable Optimizations of Data Placement on GPU
inferred← citeshttps://doi.org/10.1109/pact.2019.00028openalex-snapshot
Analyzing and Leveraging Remote-Core Bandwidth for Enhanced Performance in GPUs
inferred← citeshttps://doi.org/10.1109/rsdha54838.2021.00007openalex-snapshot
Comparing LLC-Memory Traffic between CPU and GPU Architectures
inferred← citeshttps://doi.org/10.1109/tc.2016.2604372openalex-snapshot
Optimizing Data Placement on GPU Memory: A Portable Approach
inferred← citeshttps://doi.org/10.1109/tc.2017.2776272openalex-snapshot
CRAT: Enabling Coordinated Register Allocation and Thread-Level Parallelism Optimization for GPUs
inferred← citeshttps://doi.org/10.1109/tetc.2021.3115475openalex-snapshot
Towards Execution-Efficient LSTMs via Hardware-Guided Grow-and-Prune Paradigm
inferred← citeshttps://doi.org/10.1109/ucc.2015.57openalex-snapshot
Enhancing the Usability and Utilization of Accelerated Architectures via Docker
inferred← citeshttps://doi.org/10.1145/2751205.2751213openalex-snapshot
Enabling and Exploiting Flexible Task Assignment on GPU through SM-Centric Program Transformations
inferred← citeshttps://doi.org/10.1145/2830018.2830022openalex-snapshot
Enhancing domain specific language implementations through ontology
inferred← citeshttps://doi.org/10.1145/2830772.2830813openalex-snapshot
Enabling coordinated register allocation and thread-level parallelism optimization for GPUs
inferred← citeshttps://doi.org/10.1145/2851141.2851178openalex-snapshot
A programming system for future proofing performance critical libraries
inferred← citeshttps://doi.org/10.1145/2851141.2851182openalex-snapshot
Data-centric combinatorial optimization of parallel code
inferred← citeshttps://doi.org/10.1145/2854038.2854041openalex-snapshot
gpucc: an open-source GPGPU compiler
inferred← citeshttps://doi.org/10.1145/2926697.2926702openalex-snapshot
Characterizing emerging heterogeneous memory
inferred← citeshttps://doi.org/10.1145/3008661openalex-snapshot
Impact of Intrinsic Profiling Limitations on Effectiveness of Adaptive Optimizations
inferred← citeshttps://doi.org/10.1145/3016078.2851178openalex-snapshot
A programming system for future proofing performance critical libraries
inferred← citeshttps://doi.org/10.1145/3016078.2851182openalex-snapshot
Data-centric combinatorial optimization of parallel code
inferred← citeshttps://doi.org/10.1145/3240302.3240419openalex-snapshot
Footprint modeling of cache associativity and granularity
inferred← citeshttps://doi.org/10.1145/3241624.2926702openalex-snapshot
Characterizing emerging heterogeneous memory
inferred← citeshttps://doi.org/10.1145/3286475.3286482openalex-snapshot
Data Placement Optimization in GPU Memory Hierarchy using Predictive Modeling
inferred← citeshttps://doi.org/10.1145/3368826.3377922openalex-snapshot
ATMem: adaptive data placement in graph applications on heterogeneous memories
inferred← citeshttps://doi.org/10.17559/tv-20200826040830openalex-snapshot
Improvement Energy Efficiency for a Hybrid Multibank Memory in Energy Critical Applications
inferred← citeshttps://doi.org/10.21220/s2-a01c-6214openalex-snapshot
Rethinking Cache Hierarchy And Interconnect Design For Next-Generation Gpus
inferred← citeshttps://doi.org/10.2172/1617288openalex-snapshot
OpenK: An Open Infrastructure for the Accumulation, Sharing and Reuse of High Performance Computing Knowledge
inferred← citeshttps://doi.org/10.2200/s00848ed1v01y201804cac044openalex-snapshot
General-Purpose Graphics Processor Architectures
inferred← citeshttps://doi.org/10.25046/aj050497openalex-snapshot
Fine Tuning the Performance of Parallel Codes
inferred← citeshttps://doi.org/10.3390/app13063667openalex-snapshot
Transpilers: A Systematic Mapping Review of Their Usage in Research and Industry
inferred← citeshttps://doi.org/10.4230/lipics.ecoop.2016.26openalex-snapshot
Towards Ontology-Based Program Analysis
inferred← citeshttps://doi.org/10.48550/arxiv.1805.02498openalex-snapshot
Decoupling GPU Programming Models from Resource Management for Enhanced Programming Ease, Portability, and Performance
inferred← citeshttps://doi.org/10.5555/3018076.3018083openalex-snapshot
Characterizing power and performance of GPU memory access
inferred← citeshttps://doi.org/10.5555/3195638.3195653openalex-snapshot
Efficient kernel synthesis for performance portable programming
Editorial review for independent work. ICSAC — the Institute for Complexity
Science and Advanced Computing — runs a structured editorial panel for researchers
publishing outside journals, and publishes on CiteStamp rails. Submission is free
and goes through ORCID: icsacinstitute.org/submit.