On the public citation graph
The AMD opteron processor for multiprocessor servers
0 signed · 189 inferred · view as graph
Inferred edges come from two machine sources: sweeps of open repository metadata (mostly SSRN and Zenodo), and a bulk OpenAlex citation snapshot. Every row below is labelled with the one it came from. Neither is a complete citation index — absence here is not evidence of absence.
Is this your work? Sign in with ORCID and put your name on the
claims that are yours.
Reference health. See whether every reference in this work resolves to a
known work and none has been retracted — and get a dated CiteStamped
badge you can embed.
What this work says
Outgoing claims: the papers this work cites, builds on, or argues with.
inferredcites →https://doi.org/10.1109/12.381947openalex-snapshot
Effective hardware-based data prefetching for high-performance processors
What points at this work
Incoming claims: where this work appears in other papers’ reference lists and arguments.
inferred← citeshttps://doi.org/10.3217/jucs-011-06-0944openalex-extracted
On Complexity of Collective Communications on a Fat Cube Topology
inferred← citeshttps://doi.org/10.1007/11574859_1openalex-snapshot
An Optimized Front-End Physical Register File with Banking and Writeback Filtering
inferred← citeshttps://doi.org/10.1007/11945918_35openalex-snapshot
Exploring Thread and Memory Placement on NUMA Architectures: Solaris and Linux, UltraSPARC/FirePlane and Opteron/HyperTransport
inferred← citeshttps://doi.org/10.1007/978-0-387-68953-1_3openalex-snapshot
Pipelining to Reduce the Power
inferred← citeshttps://doi.org/10.1007/978-1-4419-0263-4_6openalex-snapshot
General-Purpose Multi-core Processors
inferred← citeshttps://doi.org/10.1007/978-3-030-69131-8_2openalex-snapshot
Interconnect Modeling for Homogeneous and Heterogeneous Multiprocessors
inferred← citeshttps://doi.org/10.1007/978-3-031-66146-4_17openalex-snapshot
Case Studies on the Impact and Challenges of Heterogeneous NUMA Architectures for HPC
inferred← citeshttps://doi.org/10.1007/978-3-540-74309-5_27openalex-snapshot
Performance Evaluation of Evolutionary Multi-core and Aggressively Multi-threaded Processor Architectures
inferred← citeshttps://doi.org/10.1007/978-3-540-77704-5_6openalex-snapshot
Decoupled State-Execute Architecture
inferred← citeshttps://doi.org/10.1007/978-3-642-00641-8_4openalex-snapshot
A HyperTransport 3 Physical Layer Interface for FPGAs
inferred← citeshttps://doi.org/10.1007/978-3-642-04167-9_12openalex-snapshot
Session-Based Compilation Framework for Multicore Programming
inferred← citeshttps://doi.org/10.1007/978-3-642-19448-1_6openalex-snapshot
Exploring the Architecture of a Stream Register-Based Snoop Filter
inferred← citeshttps://doi.org/10.1007/978-3-642-23400-2_9openalex-snapshot
Reducing Energy Usage with Memory and Computation-Aware Dynamic Frequency Scaling
inferred← citeshttps://doi.org/10.1007/978-3-642-24669-2_34openalex-snapshot
A Cluster Computer Performance Predictor for Memory Scheduling
inferred← citeshttps://doi.org/10.1007/978-3-8348-2151-5_2openalex-snapshot
Rechnerarchitekturen für Parallele und Verteilte Systeme
inferred← citeshttps://doi.org/10.1007/s10586-010-0150-7openalex-snapshot
A new degree of freedom for memory allocation in clusters
inferred← citeshttps://doi.org/10.1007/s10766-012-0213-xopenalex-snapshot
B-Queue: Efficient and Practical Queuing for Fast Core-to-Core Communication
inferred← citeshttps://doi.org/10.1007/s11227-011-0566-8openalex-snapshot
A cost-effective heuristic to schedule local and remote memory in cluster computers
inferred← citeshttps://doi.org/10.1007/s11390-014-1459-0openalex-snapshot
DEAM: Decoupled, Expressive, Area-Efficient Metadata Cache
inferred← citeshttps://doi.org/10.1016/b978-0-12-374172-1.00019-9openalex-snapshot
Optical interconnection networks in advanced computing systems
inferred← citeshttps://doi.org/10.1016/j.jpdc.2010.08.015openalex-snapshot
Feedback-directed page placement for ccNUMA via hardware-generated memory traces
inferred← citeshttps://doi.org/10.1016/j.sysarc.2004.12.002openalex-snapshot
Exploring the performance of split data cache schemes on superscalar processors and symmetric multiprocessors
inferred← citeshttps://doi.org/10.1016/j.sysarc.2021.102252openalex-snapshot
FreqCounter: Efficient Cacheability of Encryption and Integrity Tree Counters in Secure Processors
inferred← citeshttps://doi.org/10.1017/cbo9780511811258.006openalex-snapshot
Back-End: Instruction Scheduling, Memory Access Instructions, and Clusters
inferred← citeshttps://doi.org/10.1109/cahpc.2005.39openalex-snapshot
Scheduling Collective Communications on Wormhole Fat Cubes
inferred← citeshttps://doi.org/10.1109/cgo.2004.1281676openalex-snapshot
Using dynamic binary translation to fuse dependent instructions
inferred← citeshttps://doi.org/10.1109/cluster.2010.14openalex-snapshot
Getting Rid of Coherency Overhead for Memory-Hungry Applications
inferred← citeshttps://doi.org/10.1109/clustr.2008.4663763openalex-snapshot
A HyperTransport-based personal parallel computer
inferred← citeshttps://doi.org/10.1109/dac18072.2020.9218664openalex-snapshot
A Simple Cache Coherence Scheme for Integrated CPU-GPU Systems
inferred← citeshttps://doi.org/10.1109/dsn-w.2018.00048openalex-snapshot
Parity++: Lightweight Error Correction for Last Level Caches
inferred← citeshttps://doi.org/10.1109/eptc.2006.342792openalex-snapshot
Database approach for storage and retrieval of test parameters for manufacturability
inferred← citeshttps://doi.org/10.1109/etcs.2009.288openalex-snapshot
Performance Characterization of SPEC CPU2006 Benchmarks on Intel and AMD Platform
inferred← citeshttps://doi.org/10.1109/eurosp.2019.00020openalex-snapshot
SgxPectre: Stealing Intel Secrets from SGX Enclaves Via Speculative Execution
inferred← citeshttps://doi.org/10.1109/fccm.2010.41openalex-snapshot
FARM: A Prototyping Environment for Tightly-Coupled, Heterogeneous Architectures
inferred← citeshttps://doi.org/10.1109/fpl.2009.5272393openalex-snapshot
An FPGA based verification platform for HyperTransport 3.x
inferred← citeshttps://doi.org/10.1109/hpca.2006.1598111openalex-snapshot
An Approach for Implementing Efficient Superscalar CISC Processors
inferred← citeshttps://doi.org/10.1109/hpca.2008.4658623openalex-snapshot
Design and implementation of the blue gene/P snoop filter
inferred← citeshttps://doi.org/10.1109/hpcc.2010.75openalex-snapshot
A Scheduling Heuristic to Handle Local and Remote Memory in Cluster Computers
inferred← citeshttps://doi.org/10.1109/hpcsim.2009.5192668openalex-snapshot
RING-DATA ORDER: A new cache coherence protocol for ring-based multicores
inferred← citeshttps://doi.org/10.1109/hpcsim.2014.6903760openalex-snapshot
The development of a data-driven application benchmarking approach to performance modelling
inferred← citeshttps://doi.org/10.1109/iccd.2006.4380859openalex-snapshot
Implementation and Evaluation of On-Chip Network Architectures
inferred← citeshttps://doi.org/10.1109/icicta.2011.361openalex-snapshot
Using Neural Network to Model the Relationship between Plant Surface Color and its Pigment
inferred← citeshttps://doi.org/10.1109/icniconsmcl.2006.169openalex-snapshot
Performance of Collective Communications on Interconnection Networks with Fat nodes and Edges
inferred← citeshttps://doi.org/10.1109/icpp.2007.51openalex-snapshot
Integrating Memory Compression and Decompression with Coherence Protocols in Distributed Shared Memory Multiprocessors
inferred← citeshttps://doi.org/10.1109/icseng.2011.74openalex-snapshot
Older Opteron Outperforms the Newer Xeon: A Memory Intensive Application Study of Server Based Microprocessors
inferred← citeshttps://doi.org/10.1109/icter.2012.6422837openalex-snapshot
A comparative performance evaluation of different application domains on server processor architectures
inferred← citeshttps://doi.org/10.1109/iedm.2005.1609253openalex-snapshot
Scaling, power, and the future of CMOS
inferred← citeshttps://doi.org/10.1109/iiswc.2005.1526016openalex-snapshot
Characterizing sources and remedies for packet loss in network intrusion detection systems
inferred← citeshttps://doi.org/10.1109/iiswc.2006.302736openalex-snapshot
Performance Characterization of SPEC CPU2006 Integer Benchmarks on x86-64 Architecture
inferred← citeshttps://doi.org/10.1109/ipdps.2008.4536357openalex-snapshot
Architecture optimizations for synchronization and communication on chip multiprocessors
inferred← citeshttps://doi.org/10.1109/ipdps.2009.5161101openalex-snapshot
Enabling high-performance memory migration for multithreaded applications on LINUX
inferred← citeshttps://doi.org/10.1109/ipdps.2011.222openalex-snapshot
Dodging Non-uniform I/O Access in Hierarchical Collective Operations for Multicore Clusters
inferred← citeshttps://doi.org/10.1109/ipdpsw.2016.47openalex-snapshot
Parallel Implementation Strategies for Hierarchical Non-uniform Memory Access Systems by Example of the Scale-Invariant Feature Transform Algorithm
inferred← citeshttps://doi.org/10.1109/isca.2004.1310769openalex-snapshot
SMTp: an architecture for next-generation scalable multi-threading
inferred← citeshttps://doi.org/10.1109/isca.2005.47openalex-snapshot
Store Buffer Design in First-Level Multibanked Data Caches
inferred← citeshttps://doi.org/10.1109/isca.2006.33openalex-snapshot
Reducing Startup Time in Co-Designed Virtual Machines
inferred← citeshttps://doi.org/10.1109/isca.2012.6237030openalex-snapshot
Viper: Virtual pipelines for enhanced reliability
inferred← citeshttps://doi.org/10.1109/ispass.2007.363754openalex-snapshot
Simplifying Active Memory Clusters by Leveraging Directory Protocol Threads
inferred← citeshttps://doi.org/10.1109/ispass.2008.4510754openalex-snapshot
HMMer-Cell: High Performance Protein Profile Searching on the Cell/B.E. Processor
inferred← citeshttps://doi.org/10.1109/ispass.2010.5452060openalex-snapshot
Memphis: Finding and fixing NUMA-related performance problems on multi-core platforms
inferred← citeshttps://doi.org/10.1109/isscc.2006.1696063openalex-snapshot
A 2.6GHz Dual-Core 64bx86 Microprocessor with DDR2 Memory Support
inferred← citeshttps://doi.org/10.1109/isscc.2011.5746228openalex-snapshot
40-Entry unified out-of-order scheduler and integer execution unit for the AMD Bulldozer x86–64 core
inferred← citeshttps://doi.org/10.1109/iswrep.2011.5893190openalex-snapshot
Applying emission trading policy to clean the polluting industry in Shenzhen, China
inferred← citeshttps://doi.org/10.1109/ivs.2007.4290204openalex-snapshot
A Real-Time-capable Hard-and Software Architecture for Joint Image and Knowledge Processing in Cognitive Automobiles
inferred← citeshttps://doi.org/10.1109/jssc.2011.2167776openalex-snapshot
A Low-Power Integrated x86–64 and Graphics Processor for Mobile Computing Devices
inferred← citeshttps://doi.org/10.1109/jstqe.2006.876158openalex-snapshot
Selective optical broadcast component for reconfigurable multiprocessor interconnects
inferred← citeshttps://doi.org/10.1109/mc.2007.213openalex-snapshot
Isolation in Commodity Multicore Processors
inferred← citeshttps://doi.org/10.1109/mc.2013.227openalex-snapshot
Concurrent Average Memory Access Time
inferred← citeshttps://doi.org/10.1109/mdt.2005.30openalex-snapshot
BEE2 A High-End Reconfigurable Computing System
inferred← citeshttps://doi.org/10.1109/micro.2003.1253200openalex-snapshot
Hardware support for control transfers in code caches
inferred← citeshttps://doi.org/10.1109/micro.2005.1openalex-snapshot
"Flea-flicker" Multipass Pipelining: An Alternative to the High-Power Out-of-Order Offense
inferred← citeshttps://doi.org/10.1109/micro.2006.14openalex-snapshot
Coherence Ordering for Ring-based Chip Multiprocessors
inferred← citeshttps://doi.org/10.1109/micro.2008.4771780openalex-snapshot
Implementing high availability memory with a duplication cache
inferred← citeshttps://doi.org/10.1109/micro.2010.36openalex-snapshot
Single-Chip Heterogeneous Computing: Does the Future Include Custom Logic, FPGAs, and GPGPUs?
inferred← citeshttps://doi.org/10.1109/micro.2010.48openalex-snapshot
Adaptive Flow Control for Robust Performance and Energy
inferred← citeshttps://doi.org/10.1109/micro.2014.60openalex-snapshot
Short-Circuiting Memory Traffic in Handheld Platforms
inferred← citeshttps://doi.org/10.1109/micro.2016.7783743openalex-snapshot
Jump over ASLR: Attacking branch predictors to bypass ASLR
inferred← citeshttps://doi.org/10.1109/micro50266.2020.00057openalex-snapshot
RnR: A Software-Assisted Record-and-Replay Hardware Prefetcher
inferred← citeshttps://doi.org/10.1109/mm.2003.1261394openalex-snapshot
Token coherence: a new framework for shared-memory multiprocessors
inferred← citeshttps://doi.org/10.1109/mm.2005.28openalex-snapshot
Horus: Large-Scale Symmetric Multiprocessing for Opteron Systems
inferred← citeshttps://doi.org/10.1109/mm.2007.43openalex-snapshot
The AMD Opteron Northbridge Architecture
inferred← citeshttps://doi.org/10.1109/mm.2007.46openalex-snapshot
10-Gigabit Ethernet Connectivity for Computer Servers
inferred← citeshttps://doi.org/10.1109/mm.2010.31openalex-snapshot
Cache Hierarchy and Memory Subsystem of the AMD Opteron Processor
inferred← citeshttps://doi.org/10.1109/mm.2010.95openalex-snapshot
Fast, Accurate, and Validated Full-System Software Simulation of x86 Hardware
inferred← citeshttps://doi.org/10.1109/mm.2011.2openalex-snapshot
Bobcat: AMD's Low-Power x86 Processor
inferred← citeshttps://doi.org/10.1109/mm.2011.34openalex-snapshot
The zEnterprise 196 System and Microprocessor
inferred← citeshttps://doi.org/10.1109/mm.2021.3115616openalex-snapshot
What Made Us Stronger: An Inside Look Back at the History of AMD Microprocessor Development
inferred← citeshttps://doi.org/10.1109/mtv.2008.12openalex-snapshot
AMD64 Processor Front-End Verification (at Unit-Level Testbench) with Instruction Set Simulator
inferred← citeshttps://doi.org/10.1109/nas.2007.49openalex-snapshot
Simplified Multi-Ported Cache in High Performance Processor
inferred← citeshttps://doi.org/10.1109/nas.2008.27openalex-snapshot
Software Barrier Performance on Dual Quad-Core Opterons
inferred← citeshttps://doi.org/10.1109/nas.2008.30openalex-snapshot
A Pollution Alleviative L2 Cache Replacement Policy for Chip Multiprocessor Architecture
inferred← citeshttps://doi.org/10.1109/pact.2015.51openalex-snapshot
Decoupled Direct Memory Access: Isolating CPU and IO Traffic by Leveraging a Dual-Data-Port DRAM
inferred← citeshttps://doi.org/10.1109/pact52795.2021.00024openalex-snapshot
Invalidate or Update? Revisiting Coherence for Tomorrow's Cache Hierarchies
inferred← citeshttps://doi.org/10.1109/pdp.2010.67openalex-snapshot
hwloc: A Generic Framework for Managing Hardware Affinities in HPC Applications
inferred← citeshttps://doi.org/10.1109/prdc.2007.37openalex-snapshot
PAI: A Lightweight Mechanism for Single-Node Memory Recovery in DSM Servers
inferred← citeshttps://doi.org/10.1109/prdc.2007.53openalex-snapshot
Regression Testing Based on UML Design Models
inferred← citeshttps://doi.org/10.1109/rtas52030.2021.00016openalex-snapshot
A Hardware Platform for Exploring Predictable Cache Coherence Protocols for Real-time Multicores
inferred← citeshttps://doi.org/10.1109/socdc.2008.4815571openalex-snapshot
Power reduction controll for multicores in OSCAR multigrain parallelizing compiler
inferred← citeshttps://doi.org/10.1109/ssst.2011.5753788openalex-snapshot
Calculation of core loss in a novel transformer design
inferred← citeshttps://doi.org/10.1109/tc.2008.203openalex-snapshot
Low-Power Multiple-Precision Iterative Floating-Point Multiplier with SIMD Support
inferred← citeshttps://doi.org/10.1109/tc.2009.57openalex-snapshot
Store Buffer Design for Multibanked Data Caches
inferred← citeshttps://doi.org/10.1109/tc.2011.77openalex-snapshot
Low-Cost Binary128 Floating-Point FMA Unit Design with SIMD Support
inferred← citeshttps://doi.org/10.1109/tcad.2009.2034499openalex-snapshot
Comparison Study of Performance of Parallel Steady State Solver on Different Computer Architectures
inferred← citeshttps://doi.org/10.1109/test.2015.7342410openalex-snapshot
Stepped parity: A low-cost multiple bit upset detection technique
inferred← citeshttps://doi.org/10.1109/tit.2019.2918209openalex-snapshot
Context-Aware Resiliency: Unequal Message Protection for Random-Access Memories
inferred← citeshttps://doi.org/10.1109/tns.2022.3143652openalex-snapshot
Reliability of Error Correction Codes Against Multiple Events by Accumulation
inferred← citeshttps://doi.org/10.1109/tpds.2007.1044openalex-snapshot
Integrated Memory Controllers with Parallel Coherence Streams
inferred← citeshttps://doi.org/10.1109/tvlsi.2007.896905openalex-snapshot
First Silicon Functional Validation and Debug of Multicore Microprocessors
inferred← citeshttps://doi.org/10.1109/vlsi-soc.2013.6673279openalex-snapshot
Adapting the columns of storage components for lower static energy dissipation
inferred← citeshttps://doi.org/10.1109/vlsisoc.2010.5642608openalex-snapshot
Latency-aware Utility-based NUCA Cache Partitioning in 3D-stacked multi-processor systems
inferred← citeshttps://doi.org/10.1142/s0129626414500066openalex-snapshot
NUMA-Aware Multicore Matrix Multiplication
inferred← citeshttps://doi.org/10.1145/1080695.1070009openalex-snapshot
Store Buffer Design in First-Level Multibanked Data Caches
inferred← citeshttps://doi.org/10.1145/1105734.1105747openalex-snapshot
Multifacet's general execution-driven multiprocessor simulator (GEMS) toolset
inferred← citeshttps://doi.org/10.1145/1150019.1136510openalex-snapshot
Reducing Startup Time in Co-Designed Virtual Machines
inferred← citeshttps://doi.org/10.1145/1151074.1151081openalex-snapshot
Cache coherence tradeoffs in shared-memory MPSoCs
inferred← citeshttps://doi.org/10.1145/1183401.1183427openalex-snapshot
A scalable low power issue queue for large instruction window processors
inferred← citeshttps://doi.org/10.1145/1250662.1250711openalex-snapshot
Performance and security lessons learned from virtualizing the alpha processor
inferred← citeshttps://doi.org/10.1145/1273440.1250711openalex-snapshot
Performance and security lessons learned from virtualizing the alpha processor
inferred← citeshttps://doi.org/10.1145/1327171.1327174openalex-snapshot
Improving the accuracy of snoop filtering using stream registers
inferred← citeshttps://doi.org/10.1145/1654059.1654109openalex-snapshot
Flexible cache error protection using an ECC FIFO
inferred← citeshttps://doi.org/10.1145/1723112.1723160openalex-snapshot
A multi-FPGA based platform for emulating a 100m-transistor-scale processor with high-speed peripherals (abstract only)
inferred← citeshttps://doi.org/10.1145/1814539.1814548openalex-snapshot
A real-time Java chip-multiprocessor
inferred← citeshttps://doi.org/10.1145/1851476.1851495openalex-snapshot
A practical way to extend shared memory support beyond a motherboard at low cost
inferred← citeshttps://doi.org/10.1145/2133382.2133386openalex-snapshot
Improving System Energy Efficiency with Memory Rank Subsetting
inferred← citeshttps://doi.org/10.1145/2212908.2212929openalex-snapshot
Improving coherence protocol reactiveness by trading bandwidth for latency
inferred← citeshttps://doi.org/10.1145/2540708.2540723openalex-snapshot
Implicit-storing and redundant-encoding-of-attribute information in error-correction-codes
inferred← citeshttps://doi.org/10.1145/2541940.2541954openalex-snapshot
The benefit of SMT in the multi-core era
inferred← citeshttps://doi.org/10.1145/2644865.2541954openalex-snapshot
The benefit of SMT in the multi-core era
inferred← citeshttps://doi.org/10.1145/2654822.2541954openalex-snapshot
The benefit of SMT in the multi-core era
inferred← citeshttps://doi.org/10.1145/3301308openalex-snapshot
Scratchpad-Memory Management for Multi-Threaded Applications on Many-Core Architectures
inferred← citeshttps://doi.org/10.1145/3358176openalex-snapshot
Analytical Performance Models for NoCs with Multiple Priority Traffic Classes
inferred← citeshttps://doi.org/10.1145/3546591.3547525openalex-snapshot
Towards practical multikernel OSes with MySyS
inferred← citeshttps://doi.org/10.1145/3617232.3624861openalex-snapshot
Loupe: Driving the Development of OS Compatibility Layers
inferred← citeshttps://doi.org/10.1147/jrd.2009.2036976openalex-snapshot
SIP server performance on multicore systems
inferred← citeshttps://doi.org/10.1147/jrd.2009.5429074openalex-snapshot
The reverse-acceleration model for programming petascale hybrid systems
inferred← citeshttps://doi.org/10.1147/rd.502.0287openalex-snapshot
Decomposing the load-store queue by function for power reduction and scalability
inferred← citeshttps://doi.org/10.1155/2009/984891openalex-snapshot
Virtual Prototyping and Performance Analysis of Two Memory Architectures
inferred← citeshttps://doi.org/10.11575/prism/25596openalex-snapshot
Detecting Resource Contention in Virtualized Systems
inferred← citeshttps://doi.org/10.11575/prism/31905openalex-snapshot
A Subscriber-Oriented Interference Detection and Mitigation System for Cloud-Based Web Services
inferred← citeshttps://doi.org/10.11588/heidok.00011585openalex-snapshot
Analysis of Inter-Chip Communication Patterns on Multi-Core Distributed Shared-Memory Computers
inferred← citeshttps://doi.org/10.13176/11.89openalex-snapshot
Processor Abstraction in Computer System Models
inferred← citeshttps://doi.org/10.14288/1.0051591openalex-snapshot
Fast secure virtualization for the ARM platform
inferred← citeshttps://doi.org/10.18130/v3m319openalex-snapshot
PCubeS Type Architecture and IT Programming Language
inferred← citeshttps://doi.org/10.18130/v3rj6xopenalex-snapshot
The Partitioned Parallel Processing Spaces (PCubeS) Type Architecture
inferred← citeshttps://doi.org/10.21236/ada466772openalex-snapshot
Victim Migration: Dynamically Adapting Between Private and Shared CMP Caches
inferred← citeshttps://doi.org/10.2172/1028920openalex-snapshot
Summary of multi-core hardware and programming model investigations
inferred← citeshttps://doi.org/10.2197/ipsjtrans.4.217openalex-snapshot
Retrospective Study of Performance and Power Consumption of Computer Systems
inferred← citeshttps://doi.org/10.2200/s00309ed1v01y201011cac012openalex-snapshot
Processor Microarchitecture: An Implementation Perspective
inferred← citeshttps://doi.org/10.23919/date.2018.8341999openalex-snapshot
Topology-aware virtual resource management for heterogeneous multicore systems
inferred← citeshttps://doi.org/10.25148/etd.fi14040809openalex-snapshot
A Regression Approach to Execution Time Estimation for Programs Running on Multicore Systems
inferred← citeshttps://doi.org/10.31274/etd-180810-3300openalex-snapshot
Application aware performance, power consumption, and reliability tradeoff
inferred← citeshttps://doi.org/10.3724/sp.j.1016.2009.00142openalex-snapshot
High-Bandwidth Memory Accessing Pipeline of General Purpose Processor
inferred← citeshttps://doi.org/10.48550/arxiv.1404.2237openalex-snapshot
Steganography -- coding and intercepting the information from encoded pictures in the absence of any initial information
inferred← citeshttps://doi.org/10.48550/arxiv.1411.2222openalex-snapshot
Optimization of Discrete-parameter Multiprocessor Systems using a Novel Ergodic Interpolation Technique
inferred← citeshttps://doi.org/10.4995/thesis/10251/31639openalex-snapshot
Scheduling Local and Remote Memory in Cluster Computers
inferred← citeshttps://doi.org/10.4995/thesis/10251/6024openalex-snapshot
Efficient techniques to provide scalability for token-based cache coherence protocols.
inferred← citeshttps://doi.org/10.5555/956417.956565openalex-snapshot
Hardware support for control transfers in code caches
inferred← citeshttps://doi.org/10.5555/977395.977670openalex-snapshot
Using dynamic binary translation to fuse dependent instructions
inferred← citeshttps://doi.org/10.58088/d1dc-c577openalex-snapshot
Tapestry: weaving execution and synchronization models
inferred← citeshttps://doi.org/10.5821/dissertation-2117-98119openalex-snapshot
Soft error mitigation techniques for future chip multiprocessors
inferred← citeshttps://doi.org/10.5860/choice.47-5691openalex-snapshot
Microprocessor architecture: from simple pipelines to chip multiprocessors
inferred← citeshttps://doi.org/10.70675/df645ab0z3979z4f5azae0dz2d54cb39b604openalex-snapshot
Mouvement de données et placement des tâches pour les communications haute performance sur machines hiérarchiques
inferred← citeshttps://doi.org/10.70675/efbbe5c0z1ef8z4e01z96faz54c3a22ac570openalex-snapshot
De l’exécution structurée d’applications scientifiques OpenMP sur architectures hiérarchiques
inferred← citeshttps://doi.org/10.71548/21702openalex-snapshot
A Computational Approach to Custom Data Representation for Hardware Accelerators
Editorial review for independent work. ICSAC — the Institute for Complexity
Science and Advanced Computing — runs a structured editorial panel for researchers
publishing outside journals, and publishes on CiteStamp rails. Submission is free
and goes through ORCID: icsacinstitute.org/submit.