On the public citation graph

Proceedings 1997 International Conference on Parallel Architectures and Compilation Techniques

https://doi.org/10.1109/pact.1997

0 signed · 33 inferred · view as graph

Inferred edges come from two machine sources: sweeps of open repository metadata (mostly SSRN and Zenodo), and a bulk OpenAlex citation snapshot. Every row below is labelled with the one it came from. Neither is a complete citation index — absence here is not evidence of absence.

Is this your work? Sign in with ORCID and put your name on the claims that are yours.

Claim with ORCID

Reference health. See whether every reference in this work resolves to a known work and none has been retracted — and get a dated CiteStamped badge you can embed.

See reference health

What points at this work

Incoming claims: where this work appears in other papers’ reference lists and arguments.

inferred← citeshttps://doi.org/10.1002/cpe.729openalex-snapshot

Implementation of the EARTH programming model on SMP clusters: a multi‐threaded language and runtime system

inferred← citeshttps://doi.org/10.1006/jpdc.1998.1480openalex-snapshot

Maintaining Cache Coherence through Compiler-Directed Data Prefetching

inferred← citeshttps://doi.org/10.1007/978-1-4615-1613-2_3openalex-snapshot

Characterizing Operating System Activity in SPECjvm98 Benchmarks

inferred← citeshttps://doi.org/10.1016/b978-0-12-800162-2.00002-6openalex-snapshot

Exploiting Hardware Monitoring in Software Engineering

inferred← citeshttps://doi.org/10.1016/b978-0-12-803738-6.00005-7openalex-snapshot

Data placement on GPUs

inferred← citeshttps://doi.org/10.1016/b978-155860766-8/50018-7openalex-snapshot

Bibliography

inferred← citeshttps://doi.org/10.1016/j.future.2021.07.021openalex-snapshot

The NAS Parallel Benchmarks for evaluating C++ parallel programming frameworks on shared-memory architectures

inferred← citeshttps://doi.org/10.1016/j.ins.2020.03.078openalex-snapshot

Novel fairness-aware co-scheduling for shared cache contention game on chip multiprocessors

inferred← citeshttps://doi.org/10.1016/j.jpdc.2004.12.004openalex-snapshot

Improving whole-program locality using intra-procedural and inter-procedural transformations

inferred← citeshttps://doi.org/10.1016/j.jpdc.2007.01.010openalex-snapshot

Predicting locality phases for dynamic memory optimization

inferred← citeshttps://doi.org/10.1016/j.jpdc.2013.07.012openalex-snapshot

Efficient heterogeneous execution on large multicore and accelerator platforms: Case study using a block tridiagonal solver

inferred← citeshttps://doi.org/10.1016/j.jpdc.2019.08.002openalex-snapshot

Exploiting Docker containers over Grid computing for a comprehensive study of chromatin conformation in different cell types

inferred← citeshttps://doi.org/10.1016/j.jpdc.2020.10.005openalex-snapshot

Graph-Waving architecture: Efficient execution of graph applications on GPUs

inferred← citeshttps://doi.org/10.1016/j.jpdc.2021.05.017openalex-snapshot

Practical parallelization of scientific applications with OpenMP, OpenACC and MPI

inferred← citeshttps://doi.org/10.1016/j.micpro.2017.10.001openalex-snapshot

Using the first-level cache stack distance histograms to predict multi-level LRU cache misses

inferred← citeshttps://doi.org/10.1016/j.parco.2018.10.006openalex-snapshot

A high-level model for exploring multi-core architectures

inferred← citeshttps://doi.org/10.1016/j.peva.2020.102106openalex-snapshot

Vectorization cost modeling for NEON, AVX and SVE

inferred← citeshttps://doi.org/10.1016/j.simpat.2020.102067openalex-snapshot

An efficient multi-threaded memory allocator for PDES applications

inferred← citeshttps://doi.org/10.1016/j.sysarc.2020.101757openalex-snapshot

On hardware-trojan-assisted power budgeting system attack targeting many core systems

inferred← citeshttps://doi.org/10.1080/02564602.2015.1004201openalex-snapshot

Exploiting Storage Class Memory for Future Computer Systems: A Review

inferred← citeshttps://doi.org/10.1145/1011528.1011531openalex-snapshot

Implementing branch-predictor decay using quasi-static memory cells

inferred← citeshttps://doi.org/10.1145/1132462.1132466openalex-snapshot

Recovery code generation for general speculative optimizations

inferred← citeshttps://doi.org/10.1145/1138035.1138039openalex-snapshot

Efficient address remapping in distributed shared-memory systems

inferred← citeshttps://doi.org/10.1145/1187976.1187980openalex-snapshot

Evaluating trace cache energy efficiency

inferred← citeshttps://doi.org/10.1145/1394608.1382140openalex-snapshot

Counting Dependence Predictors

inferred← citeshttps://doi.org/10.1145/1552309.1552310openalex-snapshot

Program locality analysis using reuse distance

inferred← citeshttps://doi.org/10.1145/2355585.2355592openalex-snapshot

Disjoint out-of-order execution processor

inferred← citeshttps://doi.org/10.1145/236114.236116openalex-snapshot

Using dataflow analysis techniques to reduce ownership overhead in cache coherence protocols

inferred← citeshttps://doi.org/10.1145/2629649openalex-snapshot

A Java Processor IP Design for Embedded SoC

inferred← citeshttps://doi.org/10.1145/325694.325744openalex-snapshot

Reducing sweep time for a nearly empty heap

inferred← citeshttps://doi.org/10.1145/583810.583820openalex-snapshot

Simple and effective array prefetching in Java

inferred← citeshttps://doi.org/10.1145/782814.782853openalex-snapshot

Inferential queueing and speculative push for reducing critical communication latencies

inferred← citeshttps://doi.org/10.1177/10943420211051039openalex-snapshot

An analytical performance model of generalized hierarchical scheduling

Editorial review for independent work. ICSAC — the Institute for Complexity Science and Advanced Computing — runs a structured editorial panel for researchers publishing outside journals, and publishes on CiteStamp rails. Submission is free and goes through ORCID: icsacinstitute.org/submit.