On the public citation graph
Multi-chip NoCs for Automotive Applications
0 signed · 17 inferred · view as graph
Inferred edges come from two machine sources: sweeps of open repository metadata (mostly SSRN and Zenodo), and a bulk OpenAlex citation snapshot. Every row below is labelled with the one it came from. Neither is a complete citation index — absence here is not evidence of absence.
Is this your work? Sign in with ORCID and put your name on the
claims that are yours.
Reference health. See whether every reference in this work resolves to a
known work and none has been retracted — and get a dated CiteStamped
badge you can embed.
What this work says
Outgoing claims: the papers this work cites, builds on, or argues with.
inferredcites →https://doi.org/10.1109/async.2011.15openalex-snapshot
Improving Dependability and Performance of Fully Asynchronous On-chip Networks
inferredcites →https://doi.org/10.1109/date.2009.5090627openalex-snapshot
A highly resilient routing algorithm for fault-tolerant NoCs
inferredcites →https://doi.org/10.1109/dft.2012.6378227openalex-snapshot
Dependable routing in multi-chip NoC platforms for automotive applications
inferredcites →https://doi.org/10.1109/ftcs.1993.627327openalex-snapshot
Fault-tolerant wormhole routing in meshes
inferredcites →https://doi.org/10.1109/iccd.2001.954997openalex-snapshot
MOUSETRAP: ultra-high-speed transition-signaling asynchronous pipelines
What points at this work
Incoming claims: where this work appears in other papers’ reference lists and arguments.
inferred← citeshttps://doi.org/10.1007/978-4-431-56594-9_19openalex-snapshot
Network-on-Chip Based Multiple-Core Centralized ECUs for Safety-Critical Automotive Applications
inferred← citeshttps://doi.org/10.1007/978-4-431-56594-9_9openalex-snapshot
Responsiveness and Timing
inferred← citeshttps://doi.org/10.1109/apccas.2014.7032872openalex-snapshot
An NoC-based evaluation platform for safety-critical automotive applications
inferred← citeshttps://doi.org/10.1109/apccas.2014.7032873openalex-snapshot
Highly reliable single-ended current-mode circuit for an inter-chip asynchronous communication link
inferred← citeshttps://doi.org/10.1109/async.2014.10openalex-snapshot
An Asynchronous SDM Network-on-Chip Tolerating Permanent Faults
inferred← citeshttps://doi.org/10.1109/dft.2012.6378227openalex-snapshot
Dependable routing in multi-chip NoC platforms for automotive applications
inferred← citeshttps://doi.org/10.1109/dft.2015.7315162openalex-snapshot
Dependable real-time task execution scheme for a many-core platform
inferred← citeshttps://doi.org/10.1109/iscas.2014.6865522openalex-snapshot
Energy-aware current-mode inter-chip link for a dependable GALS NoC platform
inferred← citeshttps://doi.org/10.1109/ismvl.2014.20openalex-snapshot
Design of a Quaternary Single-Ended Current-Mode Circuit for an Energy-Efficient Inter-chip Asynchronous Communication Link
inferred← citeshttps://doi.org/10.1109/tvlsi.2017.2729081openalex-snapshot
Handling Physical-Layer Deadlock Caused by Permanent Faults in Quasi-Delay-Insensitive Networks-on-Chip
inferred← citeshttps://doi.org/10.1587/elex.17.20200198openalex-snapshot
A simple yet precise capacitance estimation method for on-chip power delivery network towards EMC analysis
inferred← citeshttps://doi.org/10.1587/transinf.e97.d.1546openalex-snapshot
High-Throughput Partially Parallel Inter-Chip Link Architecture for Asynchronous Multi-Chip NoCs
Editorial review for independent work. ICSAC — the Institute for Complexity
Science and Advanced Computing — runs a structured editorial panel for researchers
publishing outside journals, and publishes on CiteStamp rails. Submission is free
and goes through ORCID: icsacinstitute.org/submit.