On the public citation graph
Adaptive Allocation of Software and Hardware Real-Time Tasks for FPGA-based Embedded Systems
0 signed · 51 inferred · view as graph
Inferred edges come from two machine sources: sweeps of open repository metadata (mostly SSRN and Zenodo), and a bulk OpenAlex citation snapshot. Every row below is labelled with the one it came from. Neither is a complete citation index — absence here is not evidence of absence.
Is this your work? Sign in with ORCID and put your name on the
claims that are yours.
Reference health. See whether every reference in this work resolves to a
known work and none has been retracted — and get a dated CiteStamped
badge you can embed.
What this work says
Outgoing claims: the papers this work cites, builds on, or argues with.
inferredcites →https://doi.org/10.1007/3-540-44614-1_13openalex-snapshot
Multitasking on FPGA Coprocessors
inferredcites →https://doi.org/10.1007/3-540-44687-7_19openalex-snapshot
Chip-Based Reconfigurable Task Management
inferredcites →https://doi.org/10.1007/3-540-46117-5_32openalex-snapshot
On-line Defragmentation for Run-Time Partially Reconfigurable FPGAs
inferredcites →https://doi.org/10.1007/3-540-46117-5_82openalex-snapshot
Interconnection Networks Enable Fine-Grain Dynamic Multi-tasking on FPGAs
inferredcites →https://doi.org/10.1007/s00779-003-0243-xopenalex-snapshot
The case for reconfigurable hardware in wearable computing
inferredcites →https://doi.org/10.1016/b978-155860702-6/50016-8openalex-snapshot
Scheduling Algorithms for Multiprogramming in a Hard-Real-Time Environment
inferredcites →https://doi.org/10.1023/a:1019625207705openalex-snapshot
An Incremental Self-Deployment Algorithm for Mobile Sensor Networks
inferredcites →https://doi.org/10.1109/5.97300openalex-snapshot
The synchronous data flow programming language LUSTRE
inferredcites →https://doi.org/10.1109/54.825678openalex-snapshot
Fast template placement for reconfigurable computing systems
inferredcites →https://doi.org/10.1109/date.2003.1253733openalex-snapshot
Infrastructure for design and management of relocatable tasks in a heterogeneous reconfigurable system-on-chip
inferredcites →https://doi.org/10.1109/fccm.2001.43openalex-snapshot
The Development of an Operating System for Reconfigurable Computing
inferredcites →https://doi.org/10.1109/hsc.2001.924646openalex-snapshot
Hardware/software partitioning of embedded system in OCAPI-xl
inferredcites →https://doi.org/10.1109/ipdps.2003.1213320openalex-snapshot
Designing an operating system for a heterogeneous reconfigurable SoC
inferredcites →https://doi.org/10.1109/real.1998.739726openalex-snapshot
Integrating multimedia applications in hard real-time systems
inferredcites →https://doi.org/10.1109/real.2003.1253269openalex-snapshot
Online scheduling and placement of real-time tasks to partially reconfigurable devices
inferredcites →https://doi.org/10.1109/tc.2004.99openalex-snapshot
Operating systems for reconfigurable embedded platforms: online scheduling of real-time tasks
inferredcites →https://doi.org/10.1109/tvlsi.2002.1043324openalex-snapshot
Configuration relocation and defragmentation for run-time reconfigurable computing
inferredcites →https://doi.org/10.1109/wises.2005.1438720openalex-snapshot
Periodic real-time scheduling for FPGA computers
inferredcites →https://doi.org/10.1145/1031495.1031497openalex-snapshot
Sensor network-based countersniper system
inferredcites →https://doi.org/10.1145/321738.321743openalex-snapshot
Scheduling Algorithms for Multiprogramming in a Hard-Real-Time Environment
inferredcites →https://doi.org/10.1145/371636.371665openalex-snapshot
Hardware/software partitioning of embedded system in OCAPI-xl
inferredcites →https://doi.org/10.2514/6.2001-127openalex-snapshot
Development of the Black Widow Micro Air Vehicle
What points at this work
Incoming claims: where this work appears in other papers’ reference lists and arguments.
inferred← citeshttps://doi.org/10.1007/978-3-540-92719-8_54openalex-snapshot
Online Task Scheduling for Heterogeneous Reconfigurable Systems
inferred← citeshttps://doi.org/10.1007/978-94-007-1864-7_3openalex-snapshot
Analog Front End and FPGA Based Soft IP Core for ECG Logger
inferred← citeshttps://doi.org/10.1007/978-94-007-1864-7_4openalex-snapshot
FPGA Based Multifunction Interface for Embedded Applications
inferred← citeshttps://doi.org/10.1016/j.micpro.2008.08.001openalex-snapshot
Dynamic relocation of hybrid tasks: Strategies and methodologies
inferred← citeshttps://doi.org/10.1049/iet-cdt:20060031openalex-snapshot
Design-time application mapping and platform exploration for MP-SoC customised run-time management
inferred← citeshttps://doi.org/10.1049/iet-cdt:20060186openalex-snapshot
Server-based execution of periodic tasks on dynamically reconfigurable hardware
inferred← citeshttps://doi.org/10.1109/cscwd.2007.4281589openalex-snapshot
Online Hybrid Task Scheduling in Reconfigurable Systems
inferred← citeshttps://doi.org/10.1109/dsd.2010.90openalex-snapshot
Persistence Management Model for Dynamically Reconfigurable Hardware
inferred← citeshttps://doi.org/10.1109/euc.2011.7openalex-snapshot
A New Calculation Method of Interference Time under Limited Parallel Model
inferred← citeshttps://doi.org/10.1109/hpcc.2012.196openalex-snapshot
Migration between Software and Hardware Task on Preemptive Multitasking CPU/FPGA Hybrid Architecture
inferred← citeshttps://doi.org/10.1109/iccsit.2009.5234664openalex-snapshot
On-line HW/SW partitioning and co-scheduling in reconfigurable computing systems
inferred← citeshttps://doi.org/10.1109/icece.2010.1298openalex-snapshot
Multi-function Integrated FACTS Devices and its Application in the Development of Smart Grid
inferred← citeshttps://doi.org/10.1109/ipdpsw.2012.50openalex-snapshot
Efficient On-line Hardware/Software Task Scheduling for Dynamic Run-time Reconfigurable Systems
inferred← citeshttps://doi.org/10.1109/isorc52013.2021.00017openalex-snapshot
Taming Non-Deterministic Low-Level I/O: Predictable Multi-Core Real-Time Systems by SoC Co-Design
inferred← citeshttps://doi.org/10.1109/isorcw.2011.45openalex-snapshot
Middleware Support for a Self-Configurable Wireless Sensor Network
inferred← citeshttps://doi.org/10.1109/rtas.2007.25openalex-snapshot
Optimizing the FPGA Implementation of HRT Systems
inferred← citeshttps://doi.org/10.1109/rtas.2008.14openalex-snapshot
Hybrid Hardware-Software Architecture for Reconfigurable Real-Time Systems
inferred← citeshttps://doi.org/10.1109/rtas.2008.39openalex-snapshot
Hardware/Software Partitioning and Static Task Scheduling on Runtime Reconfigurable FPGAs using a SMT Solver
inferred← citeshttps://doi.org/10.1109/rtss.2006.22openalex-snapshot
Energy-Efficient Real-Time Task Scheduling for a DVS System with a Non-DVS Processing Element
inferred← citeshttps://doi.org/10.1109/tc.2007.70763openalex-snapshot
Real-Time Management of Hardware and Software Tasks for FPGA-based Embedded Systems
inferred← citeshttps://doi.org/10.1109/tc.2013.79openalex-snapshot
R3TOS: A Novel Reliable Reconfigurable Real-Time Operating System for Highly Adaptive, Efficient, and Dependable Computing on FPGAs
inferred← citeshttps://doi.org/10.1109/wcica.2008.4592908openalex-snapshot
Fault-tolerant on-board evolutionary platform for adaptive allocation of hardware and software tasks
inferred← citeshttps://doi.org/10.1145/1857927.1857936openalex-snapshot
Scheduling and Placement of Hardware/Software Real-Time Relocatable Tasks in Dynamically Partially Reconfigurable Systems
inferred← citeshttps://doi.org/10.1145/2516821.2516830openalex-snapshot
Energy-aware design of secure multi-mode real-time embedded systems with FPGA co-processors
inferred← citeshttps://doi.org/10.1145/2629639openalex-snapshot
Microkernel Architecture and Hardware Abstraction Layer of a Reliable Reconfigurable Real-Time Operating System (R3TOS)
inferred← citeshttps://doi.org/10.17485/ijst/2016/v9i1/85757openalex-snapshot
Design and Analysis of RTOs based Reconfigurable Cots Design on FPGA
inferred← citeshttps://doi.org/10.3233/jec-2009-0077openalex-snapshot
Run-time reconfigurable RTOS for reconfigurable systems-on-chip
Editorial review for independent work. ICSAC — the Institute for Complexity
Science and Advanced Computing — runs a structured editorial panel for researchers
publishing outside journals, and publishes on CiteStamp rails. Submission is free
and goes through ORCID: icsacinstitute.org/submit.