On the public citation graph

RTOS Support for Multicore Mixed-Criticality Systems

https://doi.org/10.1109/rtas.2012.24

0 signed · 94 inferred · view as graph

Inferred edges come from two machine sources: sweeps of open repository metadata (mostly SSRN and Zenodo), and a bulk OpenAlex citation snapshot. Every row below is labelled with the one it came from. Neither is a complete citation index — absence here is not evidence of absence.

Is this your work? Sign in with ORCID and put your name on the claims that are yours.

Claim with ORCID

Reference health. See whether every reference in this work resolves to a known work and none has been retracted — and get a dated CiteStamped badge you can embed.

See reference health

What this work says

Outgoing claims: the papers this work cites, builds on, or argues with.

inferredcites →https://doi.org/10.1007/s11241-007-9042-1openalex-snapshot

Tardiness bounds under global EDF scheduling on a multiprocessor

inferredcites →https://doi.org/10.1016/b978-155860702-6/50016-8openalex-snapshot

Scheduling Algorithms for Multiprogramming in a Hard-Real-Time Environment

inferredcites →https://doi.org/10.1109/cit.2010.320openalex-snapshot

Mixed-Criticality Real-Time Scheduling for Multicore Systems

inferredcites →https://doi.org/10.1109/jproc.2002.805822openalex-snapshot

Multiparadigm scheduling for distributed real-time embedded computing

inferredcites →https://doi.org/10.1109/real.1988.51108openalex-snapshot

The cyclic executive model and Ada

inferredcites →https://doi.org/10.1109/rtss.2007.35openalex-snapshot

Techniques for Multiprocessor Global Schedulability Analysis

inferredcites →https://doi.org/10.1109/rtss.2007.47openalex-snapshot

Preemptive Scheduling of Multi-criticality Systems with Varying Degrees of Execution Time Assurance

inferredcites →https://doi.org/10.1109/rtss.2009.23openalex-snapshot

On the Implementation of Global Real-Time Schedulers

inferredcites →https://doi.org/10.1109/rtss.2010.17openalex-snapshot

Optimality Results for Multiprocessor Real-Time Locking

inferredcites →https://doi.org/10.1109/rtss.2011.12openalex-snapshot

Response-Time Analysis for Mixed Criticality Systems

inferredcites →https://doi.org/10.1145/2038642.2038655openalex-snapshot

Real-time resource-sharing under clustered scheduling

inferredcites →https://doi.org/10.1145/321738.321743openalex-snapshot

Scheduling Algorithms for Multiprogramming in a Hard-Real-Time Environment

What points at this work

Incoming claims: where this work appears in other papers’ reference lists and arguments.

inferred← citeshttps://doi.org/10.1007/978-3-319-64701-2_6openalex-snapshot

Exploiting AUTOSAR Safety Mechanisms to Launch Security Attacks

inferred← citeshttps://doi.org/10.1007/978-981-10-2630-0_3openalex-snapshot

An Efficient Dynamic Scheduling of Tasks for Multicore Real-Time Systems

inferred← citeshttps://doi.org/10.1007/978-981-287-251-7_4openalex-snapshot

Soft Real-Time Scheduling

inferred← citeshttps://doi.org/10.1007/978-981-4585-87-3_4-1openalex-snapshot

Soft Real-Time Scheduling

inferred← citeshttps://doi.org/10.1007/s10617-018-9206-3openalex-snapshot

DOL-BIP-Critical: a tool chain for rigorous design and implementation of mixed-criticality multi-core systems

inferred← citeshttps://doi.org/10.1007/s11227-021-04101-yopenalex-snapshot

Semi-partitioned scheduling of mixed-criticality system on multiprocessor platforms

inferred← citeshttps://doi.org/10.1007/s11227-025-08035-7openalex-snapshot

Clustering-based task allocation for overhead reduction in multi-core mixed-critical systems

inferred← citeshttps://doi.org/10.1007/s11241-013-9184-2openalex-snapshot

Mixed-criticality scheduling on multiprocessors

inferred← citeshttps://doi.org/10.1007/s11241-017-9272-9openalex-snapshot

Attacking the one-out-of-m multicore problem by combining hardware management with mixed-criticality provisioning

inferred← citeshttps://doi.org/10.1007/s11241-019-09329-9openalex-snapshot

Priority-based scheduling of mixed-critical jobs

inferred← citeshttps://doi.org/10.1007/s11241-020-09351-2openalex-snapshot

Supporting I/O and IPC via fine-grained OS isolation for mixed-criticality real-time tasks

inferred← citeshttps://doi.org/10.1016/j.procs.2013.05.331openalex-snapshot

A Dedicated Micro-Kernel to Combine Real-Time and Stream Applications on Embedded Manycores

inferred← citeshttps://doi.org/10.1016/j.sysarc.2019.01.018openalex-snapshot

Evaluation framework for energy-aware multiprocessor scheduling in real-Time systems

inferred← citeshttps://doi.org/10.1016/j.sysarc.2019.03.004openalex-snapshot

Run-time timing prediction for system reconfiguration on many-core embedded systems

inferred← citeshttps://doi.org/10.1016/j.sysarc.2021.102178openalex-snapshot

An Analyzable Inter-core Communication Framework for High-Performance Multicore Embedded Systems

inferred← citeshttps://doi.org/10.1109/access.2022.3151891openalex-snapshot

A Survey of Techniques for Reducing Interference in Real-Time Applications on Multicore Platforms

inferred← citeshttps://doi.org/10.1109/bds/hpsc/ids18.2018.00044openalex-snapshot

Timing Prediction for Dynamic Application Migration on Multi-core Embedded Systems

inferred← citeshttps://doi.org/10.1109/ccai65422.2025.11189639openalex-snapshot

Design of Hybrid Deployment Architecture for Aircraft Software for Intelligent Applications

inferred← citeshttps://doi.org/10.1109/cit/iucc/dasc/picom.2015.187openalex-snapshot

On the Implementation of RT-FAIR Scheduling Framework in Linux

inferred← citeshttps://doi.org/10.1109/dsd.2014.34openalex-snapshot

End-to-End Real-Time Communication in Mixed-Criticality Systems Based on Networked Multicore Chips

inferred← citeshttps://doi.org/10.1109/dsd.2014.42openalex-snapshot

Comparison of Enhanced Markov Models and Discrete Event Simulation: For Evaluation of Probabilistic Faults in Safety-Critical Real-Time Task Sets

inferred← citeshttps://doi.org/10.1109/ecrts.2013.26openalex-snapshot

Outstanding Paper Award: Making Shared Caches More Predictable on Multicore Platforms

inferred← citeshttps://doi.org/10.1109/ecrts.2014.14openalex-snapshot

Run-Time Control to Increase Task Parallelism In Mixed-Critical Systems

inferred← citeshttps://doi.org/10.1109/ecrts.2015.9openalex-snapshot

Resource Efficient Isolation Mechanisms in Mixed-Criticality Scheduling

inferred← citeshttps://doi.org/10.1109/edcc53658.2021.00015openalex-snapshot

Run-time Monitoring and Control for Temporal Fault Prevention in Mixed-criticality Systems

inferred← citeshttps://doi.org/10.1109/eitech.2015.7162952openalex-snapshot

Proportionate fair based multicore scheduling for fault tolerant multicore real-time systems

inferred← citeshttps://doi.org/10.1109/etfa.2014.7005228openalex-snapshot

Architectures for mixed-criticality systems based on networked multi-core chips

inferred← citeshttps://doi.org/10.1109/etfa.2014.7005318openalex-snapshot

Towards a practical implementation of criticality mode change in RTOS

inferred← citeshttps://doi.org/10.1109/fdl.2015.7306356openalex-snapshot

Mixed-criticality system modelling with dynamic execution mode switching

inferred← citeshttps://doi.org/10.1109/fruct-ispit.2016.7561536openalex-snapshot

Mixed-criticality scheduling in real-time multiprocessor systems

inferred← citeshttps://doi.org/10.1109/hpcc.and.euc.2013.256openalex-snapshot

Positive Handling the Low-Criticality Tasks in Mixed-Criticality Scheduling on Multiprocessors

inferred← citeshttps://doi.org/10.1109/icsaw.2017.45openalex-snapshot

Extending ExSched with Mixed Criticality Support — An Experience Report

inferred← citeshttps://doi.org/10.1109/ipdps.2015.120openalex-snapshot

Recovering from Overload in Multicore Mixed-Criticality Systems

inferred← citeshttps://doi.org/10.1109/issrew.2014.70openalex-snapshot

Challenges in Future Avionic Systems on Multi-Core Platforms

inferred← citeshttps://doi.org/10.1109/meco49872.2020.9134178openalex-snapshot

SCE-Comm: A Real-Time Inter-Core Communication Framework for Strictly Partitioned Multi-core Processors

inferred← citeshttps://doi.org/10.1109/pacrim.2017.8121913openalex-snapshot

A kernel-based solution for overload in mixed criticality multicore systems

inferred← citeshttps://doi.org/10.1109/rtas.2014.6925987openalex-snapshot

Towards certifiable adaptive reservations for hypervisor-based virtualization

inferred← citeshttps://doi.org/10.1109/rtas.2014.6925993openalex-snapshot

Relaxing the synchronous approach for mixed-criticality systems

inferred← citeshttps://doi.org/10.1109/rtas.2014.6925994openalex-snapshot

FlexPRET: A processor platform for mixed-criticality systems

inferred← citeshttps://doi.org/10.1109/rtas.2015.7108442openalex-snapshot

Mixed-criticality runtime mechanisms and evaluation on multicores

inferred← citeshttps://doi.org/10.1109/rtas.2015.7108445openalex-snapshot

Budgeted generalized rate monotonic analysis for the partitioned, yet globally scheduled uniprocessor model

inferred← citeshttps://doi.org/10.1109/rtas.2016.7461323openalex-snapshot

Attacking the One-Out-Of-m Multicore Problem by Combining Hardware Management with Mixed-Criticality Provisioning

inferred← citeshttps://doi.org/10.1109/rtas.2017.1openalex-snapshot

A Reliable and Predictable Scratchpad-centric OS for Multi-core Embedded Systems

inferred← citeshttps://doi.org/10.1109/rtas.2017.14openalex-snapshot

Allowing Shared Libraries While Supporting Hardware Isolation in Multicore Real-Time Systems

inferred← citeshttps://doi.org/10.1109/rtas48715.2020.00006openalex-snapshot

The Potential of Programmable Logic in the Middle: Cache Bleaching

inferred← citeshttps://doi.org/10.1109/rtas54340.2022.00029openalex-snapshot

Minimizing DAG Utilization by Exploiting SMT

inferred← citeshttps://doi.org/10.1109/rtcsa.2014.6910497openalex-snapshot

Partitioned multiprocessor scheduling of mixed-criticality parallel jobs

inferred← citeshttps://doi.org/10.1109/rtcsa.2017.8046314openalex-snapshot

A scheduling framework for handling integrated modular avionic systems on multicore platforms

inferred← citeshttps://doi.org/10.1109/rtss.2014.37openalex-snapshot

A Synchronous IPC Protocol for Predictable Access to Shared Resources in Mixed-Criticality Systems

inferred← citeshttps://doi.org/10.1109/rtss.2015.36openalex-snapshot

Cache Sharing and Isolation Tradeoffs in Multicore Mixed-Criticality Systems

inferred← citeshttps://doi.org/10.1109/rtss.2016.015openalex-snapshot

Reconciling the Tension Between Hardware Isolation and Data Sharing in Mixed-Criticality, Multicore Systems

inferred← citeshttps://doi.org/10.1109/rtss.2018.00040openalex-snapshot

Analysis of Dynamic Memory Bandwidth Regulation in Multi-core Real-Time Systems

inferred← citeshttps://doi.org/10.1109/sbesc.2015.18openalex-snapshot

Considerations on the Least Upper Bound for Mixed-Criticality Real-Time Systems

inferred← citeshttps://doi.org/10.1109/tc.2020.2990229openalex-snapshot

Generalized Mixed-Criticality Static Scheduling for Periodic Directed Acyclic Graphs on Multi-Core Processors

inferred← citeshttps://doi.org/10.1109/tcad.2020.3033374openalex-snapshot

Power-Aware Runtime Scheduler for Mixed-Criticality Systems on Multicore Platform

inferred← citeshttps://doi.org/10.1109/tie.2019.2956406openalex-snapshot

A Flattened-Priority Framework for Mixed-Criticality Systems

inferred← citeshttps://doi.org/10.1142/s0218126619300071openalex-snapshot

A Review of Recent Techniques in Mixed-Criticality Systems

inferred← citeshttps://doi.org/10.1145/2659787.2659799openalex-snapshot

Distributed run-time WCET controller for concurrent critical tasks in mixed-critical systems

inferred← citeshttps://doi.org/10.1145/2994487.2994489openalex-snapshot

Towards Safe and Secure Autonomous and Cooperative Vehicle Ecosystems

inferred← citeshttps://doi.org/10.1145/3110222openalex-snapshot

DYNASCORE

inferred← citeshttps://doi.org/10.1145/3126517openalex-snapshot

Formal Verification of a Timing Enforcer Implementation

inferred← citeshttps://doi.org/10.1145/3131347openalex-snapshot

A Survey of Research into Mixed Criticality Systems

inferred← citeshttps://doi.org/10.1145/3139258.3139268openalex-snapshot

Supporting mode changes while providing hardware isolation in mixed-criticality multicore systems

inferred← citeshttps://doi.org/10.1145/3139258.3139271openalex-snapshot

An enhanced scheduler for MC 2

inferred← citeshttps://doi.org/10.1145/3139258.3139274openalex-snapshot

Supporting low-latency, low-criticality tasks in a certified mixed-criticality OS

inferred← citeshttps://doi.org/10.1145/3273905.3273911openalex-snapshot

Supporting I/O and IPC via Fine-Grained OS Isolation for Mixed-Criticality Real-Time Tasks

inferred← citeshttps://doi.org/10.1145/3303084.3309494openalex-snapshot

Process Barrier for Predictable and Repeatable Concurrent Execution

inferred← citeshttps://doi.org/10.1145/3358234openalex-snapshot

Techniques and Analysis for Mixed-criticality Scheduling with Mode-dependent Server Execution Budgets

inferred← citeshttps://doi.org/10.1145/3534879.3534883openalex-snapshot

Mixed Criticality on Multi-cores Accounting for Resource Stress and Resource Sensitivity

inferred← citeshttps://doi.org/10.13140/rg.2.2.36250.88004openalex-snapshot

Scheduling Policies and System Software Architectures for Mixed-criticality Computing

inferred← citeshttps://doi.org/10.14801/jkiit.2024.22.2.63openalex-snapshot

Deferrable Task Execution Model for Reducing Memory Interference in a Real-Time Multi-Core Embedded System

inferred← citeshttps://doi.org/10.17615/2dbx-yj16openalex-snapshot

Integrating Pragmatic Constraints and Behaviors into Real-Time Scheduling Theory

inferred← citeshttps://doi.org/10.18419/opus-3460openalex-snapshot

Analysis and simulation of scheduling techniques for real-time embedded multi-core architectures

inferred← citeshttps://doi.org/10.32657/10220/47564openalex-snapshot

Multi-core mixed-criticality real-time scheduling

inferred← citeshttps://doi.org/10.3384/lic.diva-134427openalex-snapshot

Timing Predictability in Future Multi-Core Avionics Systems

inferred← citeshttps://doi.org/10.3390/app10196702openalex-snapshot

Towards Fully Jitterless Applications: Periodic Scheduling in Multiprocessor MCSs Using a Table-Driven Approach

inferred← citeshttps://doi.org/10.4204/eptcs.312.2openalex-snapshot

Towards Digital Twins for the Description of Automotive Software Systems

inferred← citeshttps://doi.org/10.4304/jnw.8.11.2692-2698openalex-snapshot

Research on Human Sensory Architecture for Cyber Physical Systems

inferred← citeshttps://doi.org/10.5121/csit.2021.1108openalex-snapshot

Computer Science & Information Technology (CS & IT)

inferred← citeshttps://doi.org/10.5121/csit.2021.110810openalex-snapshot

Hierarchical Scheduling for Real-Time Periodic Tasks in Symmetric Multiprocessing

inferred← citeshttps://doi.org/10.5772/intechopen.1009825openalex-snapshot

Task Allocation Techniques for Real-Time Mixed Criticality Multicore Systems: A Survey

inferred← citeshttps://doi.org/10.70675/9be6d4f0z5703z4023za8b3z4dbd14c9119bopenalex-snapshot

Robustesse des applications temps-réel multicoeurs : techniques de construction d'un ordonnacement équitable tolérant aux pannes matérielles

Editorial review for independent work. ICSAC — the Institute for Complexity Science and Advanced Computing — runs a structured editorial panel for researchers publishing outside journals, and publishes on CiteStamp rails. Submission is free and goes through ORCID: icsacinstitute.org/submit.