On the public citation graph

Relaxing Resource-Sharing Constraints for Improved Hardware Management and Schedulability

https://doi.org/10.1109/rtss.2015.22
0 signed · 36 inferred · view as graph

Inferred edges come from two machine sources: sweeps of open repository metadata (mostly SSRN and Zenodo), and a bulk OpenAlex citation snapshot. Every row below is labelled with the one it came from. Neither is a complete citation index — absence here is not evidence of absence.

Is this your work? Sign in with ORCID and put your name on the claims that are yours.
Claim with ORCID
Reference health. See whether every reference in this work resolves to a known work and none has been retracted — and get a dated CiteStamped badge you can embed.
See reference health

What this work says

Outgoing claims: the papers this work cites, builds on, or argues with.

inferredcites →https://doi.org/10.1007/978-1-4020-8157-6_29openalex-snapshot
aiT: Worst-Case Execution Time Prediction by Static Program Analysis
inferredcites →https://doi.org/10.1007/978-1-4615-4000-7openalex-snapshot
Synchronization in Real-Time Systems
inferredcites →https://doi.org/10.1007/bf00365393openalex-snapshot
Stack-based scheduling of realtime processes
inferredcites →https://doi.org/10.1007/s10617-012-9090-1openalex-snapshot
The OMLP family of optimal multiprocessor real-time locking protocols
inferredcites →https://doi.org/10.1016/0141-9331(91)90043-fopenalex-snapshot
Synchronization in real-time systems. A priority inheritance approach
inferredcites →https://doi.org/10.1016/j.sysarc.2010.08.006openalex-snapshot
Cache-related preemption delay via useful cache blocks: Survey and redefinition
inferredcites →https://doi.org/10.1109/12.689649openalex-snapshot
Analysis of cache-related preemption delay in fixed-priority preemptive scheduling
inferredcites →https://doi.org/10.1109/ecrts.2012.17openalex-snapshot
Supporting Nested Locking in Multiprocessor Real-Time Systems
inferredcites →https://doi.org/10.1109/ecrts.2013.26openalex-snapshot
Outstanding Paper Award: Making Shared Caches More Predictable on Multicore Platforms
inferredcites →https://doi.org/10.1109/ecrts.2013.28openalex-snapshot
A Dynamic Scratchpad Memory Unit for Predictable Real-Time Embedded Systems
inferredcites →https://doi.org/10.1109/ecrts.2013.36openalex-snapshot
Suspension-Aware Analysis for Hard Real-Time Multiprocessor Scheduling
inferredcites →https://doi.org/10.1109/ecrts.2014.26openalex-snapshot
The FMLP+: An Asymptotically Optimal Real-Time Locking Protocol for Suspension-Aware Analysis
inferredcites →https://doi.org/10.1109/real.1990.128746openalex-snapshot
Preemptively scheduling hard-real-time sporadic tasks on one processor
inferredcites →https://doi.org/10.1109/real.2001.990598openalex-snapshot
Minimizing memory utilization of real-time task sets in single and multi-processor systems-on-a-chip
inferredcites →https://doi.org/10.1109/rtas.2014.6925992openalex-snapshot
Hiding memory latency using fixed priority scheduling
inferredcites →https://doi.org/10.1109/rtas.2014.6925999openalex-snapshot
PALLOC: DRAM bank-aware memory allocator for performance isolation on multicore platforms
inferredcites →https://doi.org/10.1109/rtcsa.2007.8openalex-snapshot
A Flexible Real-Time Locking Protocol for Multiprocessors
inferredcites →https://doi.org/10.1109/rtcsa.2008.42openalex-snapshot
Impact of Cache Partitioning on Multi-tasking Real Time Embedded Systems
inferredcites →https://doi.org/10.1109/rtss.2007.13openalex-snapshot
Distributed Minimal Time Convergecast Scheduling for Small or Sparse Data Sources
inferredcites →https://doi.org/10.1109/rtss.2007.24openalex-snapshot
Bus Access Optimization for Predictable Implementation of Real-Time Applications on Multiprocessor Systems-on-Chip
inferredcites →https://doi.org/10.1109/rtss.2007.35openalex-snapshot
Techniques for Multiprocessor Global Schedulability Analysis
inferredcites →https://doi.org/10.1109/rtss.2013.12openalex-snapshot
GPUSync: A Framework for Real-Time GPU Management
inferredcites →https://doi.org/10.1145/1837274.1837359openalex-snapshot
Worst-case response time analysis of resource access models in multi-core systems
inferredcites →https://doi.org/10.1145/216633.216677openalex-snapshot
Compiler support for software-based cache partitioning
inferredcites →https://doi.org/10.1145/216636.216677openalex-snapshot
Compiler support for software-based cache partitioning

What points at this work

Incoming claims: where this work appears in other papers’ reference lists and arguments.

inferred← citeshttps://doi.org/10.1007/s11241-019-09328-wopenalex-snapshot
Real-time multiprocessor locks with nesting: optimizing the common case
inferred← citeshttps://doi.org/10.1007/s11241-020-09361-0openalex-snapshot
Concurrency groups: a new way to look at real-time multiprocessor lock nesting
inferred← citeshttps://doi.org/10.1016/j.suscom.2017.05.005openalex-snapshot
Thermal-aware management techniques for cyber-physical systems
inferred← citeshttps://doi.org/10.1016/j.sysarc.2021.102188openalex-snapshot
NUMA-aware memory coloring for multicore real-time systems
inferred← citeshttps://doi.org/10.1109/ecrts.2016.29openalex-snapshot
Multiprocessor Real-Time Locking Protocols for Replicated Resources
inferred← citeshttps://doi.org/10.1109/icc.2017.7997148openalex-snapshot
CUDA-accelerated task scheduling in vehicular clouds with opportunistically available V2I
inferred← citeshttps://doi.org/10.1109/rtss52674.2021.00017openalex-snapshot
Addressing Multi-core Timing Interference using Co-Runner Locking
inferred← citeshttps://doi.org/10.1145/3167132.3167196openalex-snapshot
Controller-aware memory coloring for multicore real-time systems
inferred← citeshttps://doi.org/10.17615/d7vb-fg81openalex-snapshot
Sharing Non-Processor Resources in Multiprocessor Real-Time Systems
inferred← citeshttps://doi.org/10.17615/mn5t-yr27openalex-snapshot
Efficient Synchronization for Real-Time Systems with Nested Resource Access
inferred← citeshttps://doi.org/10.4230/lipics.ecrts.2020.6openalex-snapshot
Analysis of EDF for Real-Time Multiprocessor Systems with Resource Sharing
Editorial review for independent work. ICSAC — the Institute for Complexity Science and Advanced Computing — runs a structured editorial panel for researchers publishing outside journals, and publishes on CiteStamp rails. Submission is free and goes through ORCID: icsacinstitute.org/submit.