On the public citation graph
Impact of Cache Partitioning on Multi-tasking Real Time Embedded Systems
0 signed · 115 inferred · view as graph
Inferred edges come from two machine sources: sweeps of open repository metadata (mostly SSRN and Zenodo), and a bulk OpenAlex citation snapshot. Every row below is labelled with the one it came from. Neither is a complete citation index — absence here is not evidence of absence.
Is this your work? Sign in with ORCID and put your name on the
claims that are yours.
Reference health. See whether every reference in this work resolves to a
known work and none has been retracted — and get a dated CiteStamped
badge you can embed.
What this work says
Outgoing claims: the papers this work cites, builds on, or argues with.
inferredcites →https://doi.org/10.1007/978-3-662-04131-4openalex-snapshot
How to Solve It: Modern Heuristics
inferredcites →https://doi.org/10.1109/12.135552openalex-snapshot
Synthetic traces for trace-driven simulation of cache memories
inferredcites →https://doi.org/10.1109/32.950317openalex-snapshot
Bounding cache-related preemption delay for real-time systems
inferredcites →https://doi.org/10.1109/real.1990.128764openalex-snapshot
SMART (strategic memory allocation for real-time) cache design using the MIPS R3000
inferredcites →https://doi.org/10.1109/real.1998.739755openalex-snapshot
Practical solutions for QoS-based resource allocation problems
inferredcites →https://doi.org/10.1109/rtas.2005.12openalex-snapshot
Bounding Worst-Case Data Cache Behavior by Analytically Deriving Cache Reference Patterns
inferredcites →https://doi.org/10.1109/rtas.2006.14openalex-snapshot
Bounding Preemption Delay within Data Cache Reference Patterns for Real-Time Tasks
inferredcites →https://doi.org/10.1109/rtss.2007.15openalex-snapshot
Toward the Predictable Integration of Real-Time COTS Based Systems
inferredcites →https://doi.org/10.1109/rtss.2007.51openalex-snapshot
Static Scheduling and Software Synthesis for Dataflow Graphs with Symbolic Model-Checking
inferredcites →https://doi.org/10.1109/rttas.1997.601360openalex-snapshot
OS-controlled cache predictability for real-time systems
inferredcites →https://doi.org/10.1109/wwc.2001.15openalex-snapshot
MiBench: A free, commercially representative embedded benchmark suite
inferredcites →https://doi.org/10.1145/1347375.1347389openalex-snapshot
The worst-case execution-time problem—overview of methods and survey of tools
inferredcites →https://doi.org/10.1145/216633.216677openalex-snapshot
Compiler support for software-based cache partitioning
inferredcites →https://doi.org/10.1145/216636.216677openalex-snapshot
Compiler support for software-based cache partitioning
inferredcites →https://doi.org/10.5555/200781.200792openalex-snapshot
Software-based cache partitioning for real-time applications
What points at this work
Incoming claims: where this work appears in other papers’ reference lists and arguments.
inferred← citeshttps://doi.org/10.1007/978-1-4614-0278-7_4openalex-snapshot
Energy Optimization of Cache Hierarchy in Multicore Real-Time Systems
inferred← citeshttps://doi.org/10.1007/978-1-4614-7336-7openalex-snapshot
Applied Cyber-Physical Systems
inferred← citeshttps://doi.org/10.1007/978-1-4614-7336-7_18openalex-snapshot
Thinking Embedded, Designing Cyber-Physical: Is it Possible?
inferred← citeshttps://doi.org/10.1007/978-3-030-01689-0_9openalex-snapshot
Optimal Partitioning of LLC in CAT-enabled CPUs to Prevent Side-Channel Attacks
inferred← citeshttps://doi.org/10.1007/978-3-031-45410-3_8openalex-snapshot
Limited Preemptive Scheduling
inferred← citeshttps://doi.org/10.1007/978-3-319-27198-9_4openalex-snapshot
Analyzing Preemptive Global Scheduling
inferred← citeshttps://doi.org/10.1007/978-3-319-27198-9_7openalex-snapshot
Parametric Utilization Bounds
inferred← citeshttps://doi.org/10.1007/978-3-319-39083-3_11openalex-snapshot
An Empirical Investigation of Eager and Lazy Preemption Approaches in Global Limited Preemptive Scheduling
inferred← citeshttps://doi.org/10.1007/s11227-019-02891-wopenalex-snapshot
Time-sensitivity-aware shared cache architecture for multi-core embedded systems
inferred← citeshttps://doi.org/10.1007/s11241-012-9158-9openalex-snapshot
Memory-centric scheduling for multicore hard real-time systems
inferred← citeshttps://doi.org/10.1007/s11241-015-9222-3openalex-snapshot
The limited-preemptive feasibility of real-time tasks on uniprocessors
inferred← citeshttps://doi.org/10.1007/s11241-015-9246-8openalex-snapshot
On the effectiveness of cache partitioning in hard real-time systems
inferred← citeshttps://doi.org/10.1007/s11241-017-9272-9openalex-snapshot
Attacking the one-out-of-m multicore problem by combining hardware management with mixed-criticality provisioning
inferred← citeshttps://doi.org/10.1007/s11241-017-9294-3openalex-snapshot
Exact speedup factors and sub-optimality for non-preemptive scheduling
inferred← citeshttps://doi.org/10.1007/s11241-024-09423-7openalex-snapshot
Minimizing cache usage with fixed-priority and earliest deadline first scheduling
inferred← citeshttps://doi.org/10.1007/s12555-022-0737-9openalex-snapshot
A Multi-core Based Real-time Scheduler Supporting Periodic and Sporadic Threads and Processes
inferred← citeshttps://doi.org/10.1007/s42401-024-00279-0openalex-snapshot
Low-level memory and timing analysis of flight code for unmanned aerial systems
inferred← citeshttps://doi.org/10.1016/j.jss.2015.10.012openalex-snapshot
Multi-objective optimization of energy consumption and execution time in a single level cache memory for embedded systems
inferred← citeshttps://doi.org/10.1016/j.suscom.2010.10.006openalex-snapshot
Energy-aware dynamic reconfiguration algorithms for real-time multitasking systems
inferred← citeshttps://doi.org/10.1016/j.sysarc.2013.07.004openalex-snapshot
Cache isolation for virtualization of mixed general-purpose and real-time systems
inferred← citeshttps://doi.org/10.1051/jnwpu/20244210045openalex-snapshot
Safety assessment of virtualization computing platform for avionics system of civil aircraft
inferred← citeshttps://doi.org/10.1080/00051144.2019.1581695openalex-snapshot
Elementary operations: a novel concept for source-level timing estimation
inferred← citeshttps://doi.org/10.1109/access.2019.2939859openalex-snapshot
Cache-Aware Real-Time Virtualization for Clustered Multi-Core Platforms
inferred← citeshttps://doi.org/10.1109/asap.2013.6567548openalex-snapshot
Cache partitioning and scheduling for energy optimization of real-time MPSoCs
inferred← citeshttps://doi.org/10.1109/cbsec.2012.9openalex-snapshot
A Heterogeneous Preemptive and Non-preemptive Scheduling Approach for Real-Time Systems on Multiprocessors
inferred← citeshttps://doi.org/10.1109/cluster.2018.00052openalex-snapshot
Co-Scheduling HPC Workloads on Cache-Partitioned CMP Platforms
inferred← citeshttps://doi.org/10.1109/cyberc.2016.69openalex-snapshot
Minimizing Energy Consumption for Embedded Multicore Systems Using Cache Configuration and Task Mapping
inferred← citeshttps://doi.org/10.1109/ecrts.2011.18openalex-snapshot
Cache-Aware Utilization Control for Energy Efficiency in Multi-Core Real-Time Systems
inferred← citeshttps://doi.org/10.1109/ecrts.2013.19openalex-snapshot
A Coordinated Approach for Practical OS-Level Cache Management in Multi-core Real-Time Systems
inferred← citeshttps://doi.org/10.1109/ecrts.2013.26openalex-snapshot
Outstanding Paper Award: Making Shared Caches More Predictable on Multicore Platforms
inferred← citeshttps://doi.org/10.1109/ecrts.2014.11openalex-snapshot
OUTSTANDING PAPER: Evaluation of Cache Partitioning for Hard Real-Time Systems
inferred← citeshttps://doi.org/10.1109/ecrts.2014.21openalex-snapshot
The Global Limited Preemptive Earliest Deadline First Feasibility of Sporadic Real-Time Tasks
inferred← citeshttps://doi.org/10.1109/ecrts.2015.14openalex-snapshot
Integration of Cache Partitioning and Preemption Threshold Scheduling to Improve Schedulability of Hard Real-Time Systems
inferred← citeshttps://doi.org/10.1109/ecrts.2016.20openalex-snapshot
Extreme Value Theory for Estimating Task Execution Time Bounds: A Careful Look
inferred← citeshttps://doi.org/10.1109/etfa.2010.5641199openalex-snapshot
Comparative evaluation of limited preemptive methods
inferred← citeshttps://doi.org/10.1109/etfa.2014.7005118openalex-snapshot
CAP: Color-aware task partitioning for multicore real-time applications
inferred← citeshttps://doi.org/10.1109/etfa.2014.7005198openalex-snapshot
Temporal isolation with preemption delay accounting
inferred← citeshttps://doi.org/10.1109/iccd.2014.6974730openalex-snapshot
Cache design for mixed criticality real-time systems
inferred← citeshttps://doi.org/10.1109/iccd.2015.7357169openalex-snapshot
Cache allocation for fixed-priority real-time scheduling on multi-core platforms
inferred← citeshttps://doi.org/10.1109/icites59818.2023.10356887openalex-snapshot
DRL-based Task Scheduling and Shared Resource Allocation for Multi-Core Real-Time Systems
inferred← citeshttps://doi.org/10.1109/ipdpsw.2017.60openalex-snapshot
Co-Scheduling Algorithms for Cache-Partitioned Systems
inferred← citeshttps://doi.org/10.1109/mdat.2018.2794204openalex-snapshot
Time-Critical Systems Design: A Survey
inferred← citeshttps://doi.org/10.1109/paap.2015.36openalex-snapshot
WCET-Aware Task Assignment and Cache Partitioning for WCRT Minimization on Multi-core Systems
inferred← citeshttps://doi.org/10.1109/rtas.2016.7461323openalex-snapshot
Attacking the One-Out-Of-m Multicore Problem by Combining Hardware Management with Mixed-Criticality Provisioning
inferred← citeshttps://doi.org/10.1109/rtas52030.2021.00030openalex-snapshot
Simultaneous Multithreading in Mixed-Criticality Real-Time Systems
inferred← citeshttps://doi.org/10.1109/rtas54340.2022.00029openalex-snapshot
Minimizing DAG Utilization by Exploiting SMT
inferred← citeshttps://doi.org/10.1109/rtcsa.2010.49openalex-snapshot
Time-Predictable L2 Cache Design for High-Performance Real-Time Systems
inferred← citeshttps://doi.org/10.1109/rtss.2009.33openalex-snapshot
A Generic Framework for Soft Real-Time Program Executions on NAND Flash Memory in Multi-Tasking Embedded Systems
inferred← citeshttps://doi.org/10.1109/rtss.2011.28openalex-snapshot
Optimizing Tunable WCET with Shared Resource Allocation and Arbitration in Hard Real-Time Multicore Systems
inferred← citeshttps://doi.org/10.1109/rtss.2015.17openalex-snapshot
Quantifying the Exact Sub-optimality of Non-preemptive Scheduling
inferred← citeshttps://doi.org/10.1109/rtss.2015.22openalex-snapshot
Relaxing Resource-Sharing Constraints for Improved Hardware Management and Schedulability
inferred← citeshttps://doi.org/10.1109/rtss.2015.36openalex-snapshot
Cache Sharing and Isolation Tradeoffs in Multicore Mixed-Criticality Systems
inferred← citeshttps://doi.org/10.1109/rtss.2017.00054openalex-snapshot
Work-in-Progress: Cache-Aware Partitioned EDF Scheduling for Multi-core Real-Time Systems
inferred← citeshttps://doi.org/10.1109/rtss59052.2023.00028openalex-snapshot
Co-Optimizing Cache Partitioning and Multi-Core Task Scheduling: Exploit Cache Sensitivity or Not?
inferred← citeshttps://doi.org/10.1109/rtss66672.2025.00032openalex-snapshot
Flexibility-Aware Network Resource Partitioning for Multi-State Real-Time Mission-Critical Applications
inferred← citeshttps://doi.org/10.1109/sies.2011.5953674openalex-snapshot
Towards preemption control using CPU frequency scaling in sporadic task systems
inferred← citeshttps://doi.org/10.1109/sies.2012.6356581openalex-snapshot
Probabilistic preemption control using frequency scaling for sporadic real-time tasks
inferred← citeshttps://doi.org/10.1109/tc.2010.225openalex-snapshot
RT-PLRU: A New Paging Scheme for Real--Time Execution of Program Codes on NAND Flash Memory for Portable Media Players
inferred← citeshttps://doi.org/10.1109/tc.2011.44openalex-snapshot
TACLC: Timing-Aware Cache Leakage Control for Hard Real-Time Systems
inferred← citeshttps://doi.org/10.1109/tc.2012.33openalex-snapshot
mRT-PLRU: A General Framework for Real-Time Multitask Executions on NAND Flash Memory
inferred← citeshttps://doi.org/10.1109/tc.2013.70openalex-snapshot
HRT-PLRU: A New Paging Schemefor Executing Hard Real-Time Programson NAND Flash Memory
inferred← citeshttps://doi.org/10.1109/tii.2012.2188805openalex-snapshot
Limited Preemptive Scheduling for Real-Time Systems. A Survey
inferred← citeshttps://doi.org/10.1145/1555754.1555764openalex-snapshot
Hardware support for WCET analysis of hard real-time multicore systems
inferred← citeshttps://doi.org/10.1145/1555815.1555764openalex-snapshot
Hardware support for WCET analysis of hard real-time multicore systems
inferred← citeshttps://doi.org/10.1145/1629335.1629369openalex-snapshot
Cache-aware scheduling and analysis for multicores
inferred← citeshttps://doi.org/10.1145/1879021.1879043openalex-snapshot
Using NAND flash memory for executing large volume real-time programs in automotive embedded systems
inferred← citeshttps://doi.org/10.1145/2442116.2442129openalex-snapshot
A hard real-time capable multi-core SMT processor
inferred← citeshttps://doi.org/10.1145/2659787.2659811openalex-snapshot
Optimizing Preemption-Overhead Accounting in Multiprocessor Real-Time Systems
inferred← citeshttps://doi.org/10.1145/2830555openalex-snapshot
A Survey on Cache Management Mechanisms for Real-Time Embedded Systems
inferred← citeshttps://doi.org/10.1145/2834848.2834853openalex-snapshot
Scheduling with preemption delays
inferred← citeshttps://doi.org/10.1145/2950057openalex-snapshot
Cache-Partitioned Preemption Threshold Scheduling
inferred← citeshttps://doi.org/10.1145/2968478.2968480openalex-snapshot
Real-time cache management for multi-core virtualization
inferred← citeshttps://doi.org/10.1145/3092946openalex-snapshot
Predictable Shared Cache Management for Multi-Core Real-Time Virtualization
inferred← citeshttps://doi.org/10.1145/3202663openalex-snapshot
Combining Software Cache Partitioning and Loop Tiling for Effective Shared Cache Management
inferred← citeshttps://doi.org/10.1145/3273905.3273924openalex-snapshot
Trading Between Intra- and Inter-Task Cache Interference to Improve Schedulability
inferred← citeshttps://doi.org/10.1145/3291387openalex-snapshot
Energy-Efficient Multicore Scheduling for Hard Real-Time Systems
inferred← citeshttps://doi.org/10.1145/3341105.3374014openalex-snapshot
Inter-task cache interference aware partitioned real-time scheduling
inferred← citeshttps://doi.org/10.1145/3358196openalex-snapshot
Cache Locking Content Selection Algorithms for ARINC-653 Compliant RTOS
inferred← citeshttps://doi.org/10.1145/3399413openalex-snapshot
Energy-efficient Real-time Scheduling on Multicores
inferred← citeshttps://doi.org/10.1145/3747845openalex-snapshot
Supports of Data Cache Division for Computational Solid-state Drives
inferred← citeshttps://doi.org/10.1145/3822500openalex-snapshot
Time- and Energy-aware Allocation of Core-coupled Memory for Embedded Microcontrollers
inferred← citeshttps://doi.org/10.1177/1094342017710806openalex-snapshot
Co-scheduling Amdahl applications on cache-partitioned systems
inferred← citeshttps://doi.org/10.1177/1094342019846956openalex-snapshot
Co-scheduling HPC workloads on cache-partitioned CMP platforms
inferred← citeshttps://doi.org/10.17615/d7vb-fg81openalex-snapshot
Sharing Non-Processor Resources in Multiprocessor Real-Time Systems
inferred← citeshttps://doi.org/10.21236/ada614496openalex-snapshot
An Adaptive Property-Aware HW/SW Framework for DDDAS
inferred← citeshttps://doi.org/10.23919/date51398.2021.9474240openalex-snapshot
Flexible Cache Partitioning for Multi-Mode Real-Time Systems
inferred← citeshttps://doi.org/10.2514/6.2021-1918openalex-snapshot
Toward Timing and Memory Analysis for UAS Flight Code
inferred← citeshttps://doi.org/10.25148/etd.fidc004092openalex-snapshot
Memory-Aware Scheduling for Fixed Priority Hard Real-Time Computing Systems
inferred← citeshttps://doi.org/10.34626/hstm-w464openalex-snapshot
Real-time Limited Preemptive Scheduling
inferred← citeshttps://doi.org/10.4271/2015-01-2524openalex-snapshot
Evaluation of Key Certification Aspects of Multi Core Platforms for Safety Critical Applications in Avionics Industry
inferred← citeshttps://doi.org/10.4271/2016-01-2067openalex-snapshot
A Lightweight Spatio-Temporally Partitioned Multicore Architecture for Concurrent Execution of Safety Critical Workloads
inferred← citeshttps://doi.org/10.5821/dissertation-2117-94490openalex-snapshot
A Multi-core processor for hard real-time systems
inferred← citeshttps://doi.org/10.5821/dissertation-2117-96600openalex-snapshot
Improving time predictability of shared hardware resources in real-time multicore systems : emphasis on the space domain
inferred← citeshttps://doi.org/10.70675/3899fab7za569z4864zbe63z7e00f898c6b0openalex-snapshot
Modular Avionics Software Integration on Multi-Core COTS : certification-Compliant Methodology and Timing Analysis Metrics for Legacy Software Reuse in Modern Aerospace Systems
Editorial review for independent work. ICSAC — the Institute for Complexity
Science and Advanced Computing — runs a structured editorial panel for researchers
publishing outside journals, and publishes on CiteStamp rails. Submission is free
and goes through ORCID: icsacinstitute.org/submit.