On the public citation graph

Automatic generation of software pipelines for heterogeneous parallel systems

https://doi.org/10.1109/sc.2012.22

0 signed · 67 inferred · view as graph

Inferred edges come from two machine sources: sweeps of open repository metadata (mostly SSRN and Zenodo), and a bulk OpenAlex citation snapshot. Every row below is labelled with the one it came from. Neither is a complete citation index — absence here is not evidence of absence.

Is this your work? Sign in with ORCID and put your name on the claims that are yours.

Claim with ORCID

Reference health. See whether every reference in this work resolves to a known work and none has been retracted — and get a dated CiteStamped badge you can embed.

See reference health

What this work says

Outgoing claims: the papers this work cites, builds on, or argues with.

inferredcites →https://doi.org/10.1002/(sici)1097-4571(199009)41:6<391::aid-asi1>3.0.co;2-9openalex-snapshot

Indexing by latent semantic analysis

inferredcites →https://doi.org/10.1002/cpe.1147openalex-snapshot

Reengineering for Parallelism: an entry point into PLPP for legacy applications

inferredcites →https://doi.org/10.1007/3-540-19027-9_15openalex-snapshot

Perfect pipelining: A new loop parallelization technique

inferredcites →https://doi.org/10.1007/3-540-46080-2_89openalex-snapshot

Lithium: A Structured Parallel Programming Environment inJa va

inferredcites →https://doi.org/10.1007/978-3-642-03869-3_80openalex-snapshot

StarPU: A Unified Platform for Task Scheduling on Heterogeneous Multicore Architectures

inferredcites →https://doi.org/10.1007/978-3-642-15291-7_26openalex-snapshot

Maestro: Data Orchestration and Tuning for OpenCL Devices

inferredcites →https://doi.org/10.1007/978-3-642-24322-6_14openalex-snapshot

Characteristics of Workloads Using the Pipeline Programming Model

inferredcites →https://doi.org/10.1007/978-3-642-24669-2_6openalex-snapshot

Extending Synchronization Constructs in OpenMP to Exploit Pipeline Parallelism on Heterogeneous Multi-core

inferredcites →https://doi.org/10.1007/bf01759032openalex-snapshot

Retiming synchronous circuitry

inferredcites →https://doi.org/10.1016/j.entcs.2011.06.003openalex-snapshot

LEMON – an Open Source C++ Graph Template Library

inferredcites →https://doi.org/10.1016/j.jpdc.2008.05.014openalex-snapshot

A performance study of general-purpose applications on graphics processors using CUDA

inferredcites →https://doi.org/10.1016/j.parco.2003.12.002openalex-snapshot

Bringing skeletons out of the closet: a pragmatic manifesto for skeletal parallel programming

inferredcites →https://doi.org/10.1016/s0167-8191(02)00190-4openalex-snapshot

From patterns to frameworks to parallel programs

inferredcites →https://doi.org/10.1109/5.726791openalex-snapshot

Gradient-based learning applied to document recognition

inferredcites →https://doi.org/10.1109/71.503776openalex-snapshot

Dynamic critical-path scheduling: an effective technique for allocating task graphs to multiprocessors

inferredcites →https://doi.org/10.1109/71.993206openalex-snapshot

Performance-effective and low-complexity task scheduling for heterogeneous computing

inferredcites →https://doi.org/10.1109/cgo.2009.20openalex-snapshot

Software Pipelined Execution of Stream Programs on GPUs

inferredcites →https://doi.org/10.1109/iccasm.2010.5623253openalex-snapshot

Fussli: A portable framework for exploiting hybrid task, data and pipeline parallelism on multi-cores

inferredcites →https://doi.org/10.1109/ipps.1996.508049openalex-snapshot

DAG-consistent distributed shared memory

inferredcites →https://doi.org/10.1109/iscas.2010.5537907openalex-snapshot

Convolutional networks and applications in vision

inferredcites →https://doi.org/10.1109/mc.2008.209openalex-snapshot

Amdahl's Law in the Multicore Era

inferredcites →https://doi.org/10.1109/mcse.2010.69openalex-snapshot

OpenCL: A Parallel Programming Standard for Heterogeneous Computing Systems

inferredcites →https://doi.org/10.1109/micro.2005.13openalex-snapshot

Automatic Thread Extraction with Decoupled Software Pipelining

inferredcites →https://doi.org/10.1109/micro.2007.38openalex-snapshot

A Practical Approach to Exploiting Coarse-Grained Pipeline Parallelism in C Programs

inferredcites →https://doi.org/10.1109/mm.2008.57openalex-snapshot

Parallel Computing Experiences with CUDA

inferredcites →https://doi.org/10.1109/pact.2004.1342552openalex-snapshot

Decoupled software pipelining with the synchronization array

inferredcites →https://doi.org/10.1109/pact.2011.9openalex-snapshot

Dynamic Fine-Grain Scheduling of Pipeline Parallelism

inferredcites →https://doi.org/10.1109/sc.2010.36openalex-snapshot

OpenMPC: Extended OpenMP Programming and Tuning for GPUs

inferredcites →https://doi.org/10.1145/1048935.1050187openalex-snapshot

Merrimac

inferredcites →https://doi.org/10.1145/1152154.1152164openalex-snapshot

Compiling for stream processing

inferredcites →https://doi.org/10.1145/1168857.1168877openalex-snapshot

Exploiting coarse-grained task, data, and pipeline parallelism in stream programs

inferredcites →https://doi.org/10.1145/1186562.1015800openalex-snapshot

Brook for GPUs

inferredcites →https://doi.org/10.1145/1327452.1327492openalex-snapshot

MapReduce

inferredcites →https://doi.org/10.1145/1346281.1346318openalex-snapshot

Merge

inferredcites →https://doi.org/10.1145/1353536.1346318openalex-snapshot

Merge

inferredcites →https://doi.org/10.1145/1356058.1356074openalex-snapshot

Parallel-stage decoupled software pipelining

inferredcites →https://doi.org/10.1145/1365490.1365500openalex-snapshot

Scalable Parallel Programming with CUDA

inferredcites →https://doi.org/10.1145/1383422.1383447openalex-snapshot

Harmony

inferredcites →https://doi.org/10.1145/1401132.1401152openalex-snapshot

Scalable parallel programming with CUDA

inferredcites →https://doi.org/10.1145/1542476.1542525openalex-snapshot

Programming model for a heterogeneous x86 platform

inferredcites →https://doi.org/10.1145/1639949.1640106openalex-snapshot

The design of a task parallel library

inferredcites →https://doi.org/10.1145/1640089.1640106openalex-snapshot

The design of a task parallel library

inferredcites →https://doi.org/10.1145/1669112.1669121openalex-snapshot

Qilin

inferredcites →https://doi.org/10.1145/1735688.1735705openalex-snapshot

Best-effort semantic document search on GPUs

inferredcites →https://doi.org/10.1145/1736020.1736059openalex-snapshot

An asymmetric distributed shared memory model for heterogeneous parallel systems

inferredcites →https://doi.org/10.1145/1815961.1815993openalex-snapshot

A dynamically configurable coprocessor for convolutional neural networks

inferredcites →https://doi.org/10.1145/1815961.1816021openalex-snapshot

Debunking the 100X GPU vs. CPU myth

inferredcites →https://doi.org/10.1145/1854273.1854296openalex-snapshot

Feedback-directed pipeline parallelism

inferredcites →https://doi.org/10.1145/1995896.1995933openalex-snapshot

MDR

inferredcites →https://doi.org/10.1145/361219.361220openalex-snapshot

A vector space model for automatic indexing

inferredcites →https://doi.org/10.1145/53990.54022openalex-snapshot

Software pipelining: an effective scheduling technique for VLIW machines

inferredcites →https://doi.org/10.1145/605397.605428openalex-snapshot

A stream compiler for communication-exposed architectures

inferredcites →https://doi.org/10.1145/781498.781532openalex-snapshot

Using generative design patterns to generate parallel code for a distributed memory environment

inferredcites →https://doi.org/10.1155/2009/561672openalex-snapshot

CellSs: Scheduling Techniques to Better Exploit Memory Hierarchy

What points at this work

Incoming claims: where this work appears in other papers’ reference lists and arguments.

inferred← citeshttps://doi.org/10.1007/978-3-032-18765-9_7openalex-snapshot

Workload Placement and Scheduling on Heterogeneous CPU-GPU Architectures

inferred← citeshttps://doi.org/10.1007/s00500-017-2795-0openalex-snapshot

Dual buffer rotation four-stage pipeline for CPU–GPU cooperative computing

inferred← citeshttps://doi.org/10.1109/hpec.2017.8091059openalex-snapshot

WCET analysis of the shared data cache in integrated CPU-GPU architectures

inferred← citeshttps://doi.org/10.1109/icpp.2013.113openalex-snapshot

Automatic Extraction of Task-Level Parallelism for Heterogeneous MPSoCs

inferred← citeshttps://doi.org/10.1109/ispras57371.2022.10076850openalex-snapshot

kernel_slicer: high-level approach on top of GPU programming API

inferred← citeshttps://doi.org/10.1109/pccc.2014.7017083openalex-snapshot

A domain-specific language to facilitate software defined radio parallel executable patterns deployment on heterogeneous architectures

inferred← citeshttps://doi.org/10.1109/tcsvt.2014.2329365openalex-snapshot

An Efficient Application Processor Architecture for Multicore Software Video Decoding

inferred← citeshttps://doi.org/10.1145/3561320.3561327openalex-snapshot

High-Level Stream and Data Parallelism in C++ for GPUs

inferred← citeshttps://doi.org/10.1177/1094342015585845openalex-snapshot

Software pipelining for graphic processing unit acceleration: Partition, scheduling and granularity

inferred← citeshttps://doi.org/10.15514/ispras-2021-33(5)-11openalex-snapshot

Development in Vulkan: a domain-specific approach

inferred← citeshttps://doi.org/10.20948/graphicon-2021-3027-150-165openalex-snapshot

An Auto-Programming Approach to Vulkan

inferred← citeshttps://doi.org/10.20948/prepr-2023-58openalex-snapshot

A no-API approach to massive-parallel architectures

inferred← citeshttps://doi.org/10.5821/dissertation-2117-125307openalex-snapshot

Exploiting asymmetric multi-core systems with flexible system software

Editorial review for independent work. ICSAC — the Institute for Complexity Science and Advanced Computing — runs a structured editorial panel for researchers publishing outside journals, and publishes on CiteStamp rails. Submission is free and goes through ORCID: icsacinstitute.org/submit.