On the public citation graph
The cache performance and optimizations of blocked algorithms
0 signed · 77 inferred · view as graph
Inferred edges come from two machine sources: sweeps of open repository metadata (mostly SSRN and Zenodo), and a bulk OpenAlex citation snapshot. Every row below is labelled with the one it came from. Neither is a complete citation index — absence here is not evidence of absence.
Is this your work? Sign in with ORCID and put your name on the
claims that are yours.
Reference health. See whether every reference in this work resolves to a
known work and none has been retracted — and get a dated CiteStamped
badge you can embed.
What this work says
Outgoing claims: the papers this work cites, builds on, or argues with.
inferredcites →https://doi.org/10.1016/0743-7315(88)90014-7openalex-snapshot
Strategies for cache and local memory management by global program transformation
inferredcites →https://doi.org/10.1109/mark.1979.8817192openalex-snapshot
Automatic program transformations for virtual memory computers
inferredcites →https://doi.org/10.1145/362875.362879openalex-snapshot
Organizing matrices and matrix operations for paged memory systems
inferredcites →https://doi.org/10.1145/77626.79170openalex-snapshot
A set of level 3 basic linear algebra subprograms
inferredcites →https://doi.org/10.1145/93542.93553openalex-snapshot
Improving register allocation for subscripted variables
inferredcites →https://doi.org/10.2307/2008642openalex-snapshot
The Characteristics of Parallel Algorithms.
What points at this work
Incoming claims: where this work appears in other papers’ reference lists and arguments.
inferred← citeshttps://doi.org/10.1007/3-540-44681-8_37openalex-snapshot
Cache Models for Iterative Compilation
inferred← citeshttps://doi.org/10.1007/3-540-61626-8_53openalex-snapshot
A unified transformation technique for multilevel blocking
inferred← citeshttps://doi.org/10.1007/978-1-4471-3501-2_8openalex-snapshot
A Quantitative Algorithm for Data Locality Optimization
inferred← citeshttps://doi.org/10.1007/978-1-4615-1527-2_11openalex-snapshot
Data Management for Sequential Computer Systems
inferred← citeshttps://doi.org/10.1007/978-3-030-69244-5_4openalex-snapshot
Memory Access Optimization of High-Order CFD Stencil Computations on GPU
inferred← citeshttps://doi.org/10.1007/978-3-031-47457-6_37openalex-snapshot
Optimizing Matrix Multiplication on NERSC’s High Performance Computer Cori
inferred← citeshttps://doi.org/10.1007/978-3-540-79409-7_4openalex-snapshot
Modelling the Performance of the Gaussian Chemistry Code on x86 Architectures
inferred← citeshttps://doi.org/10.1007/bfb0057949openalex-snapshot
Hardware cache optimization for parallel multimedia applications
inferred← citeshttps://doi.org/10.1007/s13369-022-07177-7openalex-snapshot
N-PIR: A Neighborhood-Based Pareto Iterative Refinement Approach for High-Level Synthesis
inferred← citeshttps://doi.org/10.1016/j.compstruc.2011.11.004openalex-snapshot
Parallelized sigma-point Kalman filtering for structural dynamics
inferred← citeshttps://doi.org/10.1016/j.cpc.2009.10.009openalex-snapshot
An events based algorithm for distributing concurrent tasks on multi-core architectures
inferred← citeshttps://doi.org/10.1016/j.jpdc.2018.06.005openalex-snapshot
An efficient tile size selection model based on machine learning
inferred← citeshttps://doi.org/10.1016/j.parco.2022.102954openalex-snapshot
Optimizing small channel 3D convolution on GPU with tensor core
inferred← citeshttps://doi.org/10.1016/j.procs.2015.05.315openalex-snapshot
Optimal Temporal Blocking for Stencil Computation
inferred← citeshttps://doi.org/10.1016/s0165-1684(97)00041-8openalex-snapshot
Optimal cache usage for separable image processing algorithms on general purpose workstations
inferred← citeshttps://doi.org/10.1023/a:1011172104768openalex-snapshot
Data-Centric Transformations for Locality Enhancement
inferred← citeshttps://doi.org/10.1109/c-code.2017.7918929openalex-snapshot
Performance evaluation of matrix multiplication in Virtual Machine
inferred← citeshttps://doi.org/10.1109/dac63849.2025.11133141openalex-snapshot
DataMaestro: A Versatile and Efficient Data Streaming Engine Bringing Decoupled Memory Access To Dataflow Accelerators
inferred← citeshttps://doi.org/10.1109/focs61266.2024.00048openalex-snapshot
Instance-Optimality in I/O-Efficient Sampling and Sequential Estimation
inferred← citeshttps://doi.org/10.1109/hicss.1994.323142openalex-snapshot
Experimental implementation of dynamic access ordering
inferred← citeshttps://doi.org/10.1109/hpc.1997.592229openalex-snapshot
Performance improvement for matrix calculation on CP-PACS node processor
inferred← citeshttps://doi.org/10.1109/iadcc.2009.4809062openalex-snapshot
Efficient Pair of Replacement Algorithms for L1 and L2 Cache for Matrix Multiplication
inferred← citeshttps://doi.org/10.1109/iccsmt54525.2021.00063openalex-snapshot
Parallel Computing Optimization for Ground-based TT&C Network Situational Data Processing
inferred← citeshttps://doi.org/10.1109/ipdps65963.2026.00088openalex-snapshot
Rebo: Locality-Aware Graph Processing via Reordering and Blocking
inferred← citeshttps://doi.org/10.1109/ipdpsw59300.2023.00069openalex-snapshot
Designing Secure Performance Metrics for Last Level Cache
inferred← citeshttps://doi.org/10.1109/isca59077.2024.00082openalex-snapshot
LLMCompass: Enabling Efficient Hardware Design for Large Language Model Inference
inferred← citeshttps://doi.org/10.1109/iwia.2002.1035018openalex-snapshot
Architecture and compiler co-optimization for high performance computing
inferred← citeshttps://doi.org/10.1109/mdat.2016.2573586openalex-snapshot
Dark Memory and Accelerator-Rich System Optimization in the Dark Silicon Era
inferred← citeshttps://doi.org/10.1109/pact58117.2023.00029openalex-snapshot
Architecture-Aware Currying
inferred← citeshttps://doi.org/10.1109/sc41406.2024.00027openalex-snapshot
autoGEMM: Pushing the Limits of Irregular Matrix Multiplication on Arm Architectures
inferred← citeshttps://doi.org/10.1109/synasc61333.2023.00011openalex-snapshot
Hybrid Intervals and Symbolic Block Matrices
inferred← citeshttps://doi.org/10.1109/tmscs.2015.2494043openalex-snapshot
Improving Cache Power and Performance Using Deterministic Naps and Early Miss Detection
inferred← citeshttps://doi.org/10.1109/tvt.2023.3261359openalex-snapshot
Performance Analysis and Optimal Design of BATS Code: A Hardware Perspective
inferred← citeshttps://doi.org/10.1137/060661533openalex-snapshot
Applying Automated Memory Analysis to Improve Iterative Algorithms
inferred← citeshttps://doi.org/10.1145/1576702.1576739openalex-snapshot
Parallel sparse polynomial multiplication using heaps
inferred← citeshttps://doi.org/10.1145/263580.263650openalex-snapshot
A compiler algorithm for optimizing locality in loop nests
inferred← citeshttps://doi.org/10.1145/3440722.3440879openalex-snapshot
High Performance Simulations of Quantum Transport using Manycore Computing
inferred← citeshttps://doi.org/10.1145/3447545.3451183openalex-snapshot
10 Years Later: Cloud Computing is Closing the Performance Gap
inferred← citeshttps://doi.org/10.1145/3650200.3656611openalex-snapshot
Stencil Computation with Vector Outer Product
inferred← citeshttps://doi.org/10.1145/581199.581248openalex-snapshot
Low-power data memory communication for application-specific embedded processors
inferred← citeshttps://doi.org/10.1145/996546.996553openalex-snapshot
A blocked all-pairs shortest-paths algorithm
inferred← citeshttps://doi.org/10.1155/1999/209416openalex-snapshot
Impulse: Memory System Support for Scientific Applications
inferred← citeshttps://doi.org/10.1155/2000/217384openalex-snapshot
P3T+: A Performance Estimator for Distributed and Parallel Programs
inferred← citeshttps://doi.org/10.21203/rs.3.rs-3274775/v1openalex-snapshot
Accelerating Halide framework by automatic Affine scheduling using the stochastic optimization algorithm on MLIR
inferred← citeshttps://doi.org/10.21236/ada448806openalex-snapshot
The Combinatorics of Cache Misses During Matrix Multiplication
inferred← citeshttps://doi.org/10.2172/1460301openalex-snapshot
zorder-lib: Library API for Z-Order Memory Layout
inferred← citeshttps://doi.org/10.23860/thesis-adina-sridhar-1993openalex-snapshot
Trace Driven Simulation of Cache Memories
inferred← citeshttps://doi.org/10.31219/osf.io/dfpgqopenalex-snapshot
Optimizing Matrix Multiplication On NERSC’s High Performance Computer Cori
inferred← citeshttps://doi.org/10.31219/osf.io/swcguopenalex-snapshot
Optimizing Matrix Multiplication On NERSC’s High Performance Computer Cori
inferred← citeshttps://doi.org/10.31390/gradschool_dissertations.3717openalex-snapshot
Search-based Model-driven Loop Optimizations for Tensor Contractions
inferred← citeshttps://doi.org/10.31590/ejosat.848995openalex-snapshot
Veritabanı Uygulamalarında FPGA Tabanlı Hızlandırıcı Kullanımı
inferred← citeshttps://doi.org/10.32657/10356/19286openalex-snapshot
Profile driven schemes for energy-sensitive cache hierarchy
inferred← citeshttps://doi.org/10.3389/fgene.2016.00005openalex-snapshot
Comparison of Acceleration Techniques for Selected Low-Level Bioinformatics Operations
inferred← citeshttps://doi.org/10.3390/app11219981openalex-snapshot
A Conversation History-Based Q&A Cache Mechanism for Multi-Layered Chatbot Services
inferred← citeshttps://doi.org/10.3390/electronics10030253openalex-snapshot
Enabling Large-Scale Simulations of Quantum Transport with Manycore Computing
inferred← citeshttps://doi.org/10.3390/jmse11050909openalex-snapshot
Area Contrast Distribution Loss for Underwater Image Enhancement
inferred← citeshttps://doi.org/10.5194/gmd-16-6211-2023openalex-snapshot
Overcoming computational challenges to realize meter- to submeter-scale resolution in cloud simulations using the super-droplet method
inferred← citeshttps://doi.org/10.55041/ijsrem29101openalex-snapshot
Basic Computer Architecture and Quantitative Techniques in Computer Design Instruction Pipeline ,Arithmetic Pipeline, Hazards ,Exception and Interrupts
inferred← citeshttps://doi.org/10.5821/dissertation-2117-93306openalex-snapshot
A framework for efficient execution of matrix computations
inferred← citeshttps://doi.org/10.5821/dissertation-2117-93321openalex-snapshot
Multilevel tiling for non-rectangular interation spaces
inferred← citeshttps://doi.org/10.5821/dissertation-2117-93337openalex-snapshot
Predicated execution and register windows for out-of-order processors
inferred← citeshttps://doi.org/10.5821/dissertation-2117-94576openalex-snapshot
Efficient openMP over sequentially consistent distributed shared memory systems
inferred← citeshttps://doi.org/10.5821/dissertation-2117-95566openalex-snapshot
A novel access pattern-based multi-core memory architecture
inferred← citeshttps://doi.org/10.5821/dissertation-2117-95958openalex-snapshot
Leveraging performance of 3D finite difference schemes in large scientific computing simulations
inferred← citeshttps://doi.org/10.70675/6c3efaeez4654z453cza65fzadd6d116000dopenalex-snapshot
A Scheduling and Partitioning Model for Stencil-based Applications on Many-Core Devices
inferred← citeshttps://doi.org/10.70675/ba1152c7zadfaz4d0fzb08fz0f218d038f2aopenalex-snapshot
Automatic Source-to-Source Optimizations using Machine Learning
inferred← citeshttps://doi.org/10.70675/eb413d52z4e62z4a69zae52z3a63b645c812openalex-snapshot
Automating the derivation of memory allocations for acceleration of polyhedral programs
Editorial review for independent work. ICSAC — the Institute for Complexity
Science and Advanced Computing — runs a structured editorial panel for researchers
publishing outside journals, and publishes on CiteStamp rails. Submission is free
and goes through ORCID: icsacinstitute.org/submit.