On the public citation graph

Proceedings of the 19th annual international symposium on Computer architecture - ISCA '92

https://doi.org/10.1145/139669
0 signed · 99 inferred · view as graph

Inferred edges come from two machine sources: sweeps of open repository metadata (mostly SSRN and Zenodo), and a bulk OpenAlex citation snapshot. Every row below is labelled with the one it came from. Neither is a complete citation index — absence here is not evidence of absence.

Is this your work? Sign in with ORCID and put your name on the claims that are yours.
Claim with ORCID
Reference health. See whether every reference in this work resolves to a known work and none has been retracted — and get a dated CiteStamped badge you can embed.
See reference health

What points at this work

Incoming claims: where this work appears in other papers’ reference lists and arguments.

inferred← citeshttps://doi.org/10.1002/spe.3398openalex-snapshot
Confidential Computing Across Edge‐To‐Cloud for Machine Learning: A Survey Study
inferred← citeshttps://doi.org/10.1002/spe.656openalex-snapshot
Software Distributed Shared Memory: a VIA-based implementation and comparison of sequential consistency with home-based lazy release consistency
inferred← citeshttps://doi.org/10.1007/978-3-319-96193-4_5openalex-snapshot
Parallel Processing of Graphs
inferred← citeshttps://doi.org/10.1007/978-3-642-15672-4_28openalex-snapshot
Software-Hardware Cooperative DRAM Bank Partitioning for Chip Multiprocessors
inferred← citeshttps://doi.org/10.1007/978-981-97-9314-3_10openalex-snapshot
Secure Processor Architectures
inferred← citeshttps://doi.org/10.1007/s11227-015-1608-4openalex-snapshot
Locality-aware data replication in the last-level cache for large scale multicores
inferred← citeshttps://doi.org/10.1007/s11432-016-0306-yopenalex-snapshot
HyBar: high efficient barrier synchronization based on a hybrid packet-circuit switching Network-on-Chip
inferred← citeshttps://doi.org/10.1007/s11432-022-3882-yopenalex-snapshot
Power synchronization: taming massive diversified serverless functions under power constraints
inferred← citeshttps://doi.org/10.1007/s11432-023-3965-1openalex-snapshot
Software-defined process-near-memory architecture using 3D hybrid bonding integration
inferred← citeshttps://doi.org/10.1007/s11432-024-4247-4openalex-snapshot
Attar: RRAM-based in-memory attention accelerator with software-hardware co-optimization
inferred← citeshttps://doi.org/10.1016/b978-0-12-407725-6.00001-0openalex-snapshot
Energy-Aware High Performance Computing—A Survey
inferred← citeshttps://doi.org/10.1016/b978-0-12-415993-8.00044-xopenalex-snapshot
Bibliography
inferred← citeshttps://doi.org/10.1016/j.apenergy.2019.05.107openalex-snapshot
Frequency regulation service provision in data center with computational flexibility
inferred← citeshttps://doi.org/10.1016/j.apenergy.2020.114957openalex-snapshot
Multicore processor computing is not energy proportional: An opportunity for bi-objective optimization for energy and performance
inferred← citeshttps://doi.org/10.1016/j.comnet.2009.02.006openalex-snapshot
An analytic framework for performance modeling of software transactional memory
inferred← citeshttps://doi.org/10.1016/j.comnet.2025.111793openalex-snapshot
Transport protocols in the data center: Understanding proposals and research challenges
inferred← citeshttps://doi.org/10.1016/j.eneco.2025.108880openalex-snapshot
AI carbon footprint in China sets to double post-2030 carbon peaking
inferred← citeshttps://doi.org/10.1016/j.future.2022.08.012openalex-snapshot
Cloud White: Detecting and Estimating QoS Degradation of Latency-Critical Workloads in the Public Cloud
inferred← citeshttps://doi.org/10.1016/j.ins.2025.121905openalex-snapshot
Energy-latency attacks via sponge poisoning
inferred← citeshttps://doi.org/10.1016/j.iot.2023.100816openalex-snapshot
HARBIC: Human activity recognition using bi-stream convolutional neural network with dual joint time–frequency representation
inferred← citeshttps://doi.org/10.1016/j.jpdc.2017.02.004openalex-snapshot
Dynamic and discrete cache insertion policies for managing shared last level caches in large multicores
inferred← citeshttps://doi.org/10.1016/j.jpdc.2025.105136openalex-snapshot
The CAMINOS interconnection networks simulator
inferred← citeshttps://doi.org/10.1016/j.mejo.2022.105534openalex-snapshot
A GPGPU microarchitecture supports multi-path execution and branch compaction
inferred← citeshttps://doi.org/10.1016/j.micpro.2015.09.002openalex-snapshot
Zero-load predictive model for performance analysis in deflection routing NoCs
inferred← citeshttps://doi.org/10.1016/j.micpro.2017.04.003openalex-snapshot
Bio-inspired self-aware fault-tolerant routing protocol for network-on-chip architectures using Particle Swarm Optimization
inferred← citeshttps://doi.org/10.1016/j.micpro.2018.09.007openalex-snapshot
BRAM-based function reuse for multi-core architectures in FPGAs
inferred← citeshttps://doi.org/10.1016/j.micpro.2022.104444openalex-snapshot
Thermal-constrained memory management for three-dimensional DRAM-PCM memory with deep neural network applications
inferred← citeshttps://doi.org/10.1016/j.parco.2015.03.007openalex-snapshot
Power consumption management in fat-tree interconnection networks
inferred← citeshttps://doi.org/10.1016/j.parco.2015.10.001openalex-snapshot
Self-tuning Intel Restricted Transactional Memory
inferred← citeshttps://doi.org/10.1016/j.pmcj.2007.04.001openalex-snapshot
An application adaptation layer for wireless sensor networks
inferred← citeshttps://doi.org/10.1016/j.sysarc.2012.11.005openalex-snapshot
An effective cache scheduling scheme for improving the performance in multi-threaded processors
inferred← citeshttps://doi.org/10.1016/j.sysarc.2015.04.002openalex-snapshot
T-CREST: Time-predictable multi-core architecture for embedded systems
inferred← citeshttps://doi.org/10.1016/j.sysarc.2022.102743openalex-snapshot
Transient computing for energy harvesting systems: A survey
inferred← citeshttps://doi.org/10.1016/j.sysarc.2025.103481openalex-snapshot
BoostTM: Best-effort performance guarantees in best-effort hardware transactional memory for distributed manycore architectures
inferred← citeshttps://doi.org/10.1016/j.tcs.2023.114184openalex-snapshot
Flexible scheduling of transactional memory on trees
inferred← citeshttps://doi.org/10.1017/s0956796808006916openalex-snapshot
Transactional events
inferred← citeshttps://doi.org/10.1103/hcz4-nv2yopenalex-snapshot
Quantum circuit compilation with quantum computers
inferred← citeshttps://doi.org/10.1145/1534909.1534910openalex-snapshot
A mechanistic performance model for superscalar out-of-order processors
inferred← citeshttps://doi.org/10.1145/2331147.2331154openalex-snapshot
Architecture Optimization of Application-Specific Implicit Instructions
inferred← citeshttps://doi.org/10.1145/2629442openalex-snapshot
Networks-on-Chip for FPGAs
inferred← citeshttps://doi.org/10.1145/2756552openalex-snapshot
EECache
inferred← citeshttps://doi.org/10.1145/2786763.2694362openalex-snapshot
DIABLO
inferred← citeshttps://doi.org/10.1145/2845085openalex-snapshot
Managing Server Clusters on Renewable Energy Mix
inferred← citeshttps://doi.org/10.1145/2851141.2851144openalex-snapshot
Exploiting accelerators for efficient high dimensional similarity search
inferred← citeshttps://doi.org/10.1145/290409.290411openalex-snapshot
Using value prediction to increase the power of speculative execution hardware
inferred← citeshttps://doi.org/10.1145/3016078.2851144openalex-snapshot
Exploiting accelerators for efficient high dimensional similarity search
inferred← citeshttps://doi.org/10.1145/3023872openalex-snapshot
A Survey of Timing Channels and Countermeasures
inferred← citeshttps://doi.org/10.1145/3123939.3123950openalex-snapshot
Efficient exception handling support for GPUs
inferred← citeshttps://doi.org/10.1145/3151033openalex-snapshot
MBZip
inferred← citeshttps://doi.org/10.1145/3173162.3173195openalex-snapshot
Filtering Translation Bandwidth with Virtual Caching
inferred← citeshttps://doi.org/10.1145/329466.329486openalex-snapshot
Effective fine-grain synchronization for automatically parallelized programs using optimistic synchronization primitives
inferred← citeshttps://doi.org/10.1145/3314221.3314650openalex-snapshot
Panthera: holistic memory management for big data processing over hybrid memories
inferred← citeshttps://doi.org/10.1145/3322642openalex-snapshot
Enabling On-the-Fly Hardware Tracing of Data Reads in Multicores
inferred← citeshttps://doi.org/10.1145/3326124openalex-snapshot
Coordinated CTA Combination and Bandwidth Partitioning for GPU Concurrent Kernel Execution
inferred← citeshttps://doi.org/10.1145/332799.332800openalex-snapshot
A high-level abstraction of shared accesses
inferred← citeshttps://doi.org/10.1145/3358191openalex-snapshot
Achieving Lossless Accuracy with Lossy Programming for Efficient Neural-Network Training on NVM-Based Systems
inferred← citeshttps://doi.org/10.1145/3377877openalex-snapshot
Everyone Loves File
inferred← citeshttps://doi.org/10.1145/3392146openalex-snapshot
Centaur
inferred← citeshttps://doi.org/10.1145/3392151openalex-snapshot
DSM
inferred← citeshttps://doi.org/10.1145/3429440openalex-snapshot
Reducing Energy in GPGPUs through Approximate Trivial Bypassing
inferred← citeshttps://doi.org/10.1145/3439803openalex-snapshot
Gretch
inferred← citeshttps://doi.org/10.1145/3466752.3480049openalex-snapshot
Morrigan: A Composite Instruction TLB Prefetcher
inferred← citeshttps://doi.org/10.1145/3503222.3507720openalex-snapshot
Parallel virtualized memory translation with nested elastic cuckoo page tables
inferred← citeshttps://doi.org/10.1145/3503222.3507762openalex-snapshot
Clio: a hardware-software co-designed disaggregated memory system
inferred← citeshttps://doi.org/10.1145/3503222.3507771openalex-snapshot
CARAT CAKE: replacing paging via compiler/kernel cooperation
inferred← citeshttps://doi.org/10.1145/350853.350871openalex-snapshot
Multigrain shared memory
inferred← citeshttps://doi.org/10.1145/3546591.3547527openalex-snapshot
Towards a fully disaggregated and programmable data center
inferred← citeshttps://doi.org/10.1145/3613424.3614295openalex-snapshot
McCore: A Holistic Management of High-Performance Heterogeneous Multicores
inferred← citeshttps://doi.org/10.1145/3622781.3674170openalex-snapshot
Control Logic Synthesis: Drawing the Rest of the OWL
inferred← citeshttps://doi.org/10.1145/3622781.3674175openalex-snapshot
MPC-Pipe: an Efficient Pipeline Scheme for Semi-honest MPC Machine Learning
inferred← citeshttps://doi.org/10.1145/3622781.3674179openalex-snapshot
QRCC: Evaluating Large Quantum Circuits on Small Quantum Computers through Integrated Qubit Reuse and Circuit Cutting
inferred← citeshttps://doi.org/10.1145/3622781.3674185openalex-snapshot
FMCC: Flexible Measurement-based Quantum Computation over Cluster State
inferred← citeshttps://doi.org/10.1145/3632952openalex-snapshot
Abakus: Accelerating k -mer Counting with Storage Technology
inferred← citeshttps://doi.org/10.1145/3662010.3663443openalex-snapshot
In situ neighborhood sampling for large-scale GNN training
inferred← citeshttps://doi.org/10.1145/3676641.3716016openalex-snapshot
ReCA: Integrated Acceleration for Real-Time and Efficient Cooperative Embodied Autonomous Agents
inferred← citeshttps://doi.org/10.1145/3676642.3736399openalex-snapshot
The ASPLOS 2025 / EuroSys 2025 Contest on Intra-Operator Parallelism for Distributed Deep Learning
inferred← citeshttps://doi.org/10.1145/367742.367747openalex-snapshot
Accelerating shared virtual memory via general-purpose network interface support
inferred← citeshttps://doi.org/10.1145/3678015.3680494openalex-snapshot
NotNets: Accelerating Microservices by Bypassing the Network
inferred← citeshttps://doi.org/10.1145/3689031.3717473openalex-snapshot
A Hardware-Software Co-Design for Efficient Secure Containers
inferred← citeshttps://doi.org/10.1145/3695053.3731029openalex-snapshot
Garibaldi: A Pairwise Instruction-Data Management for Enhancing Shared Last-Level Cache Performance in Server Workloads
inferred← citeshttps://doi.org/10.1145/3720506openalex-snapshot
Compressed and Parallelized Structured Tensor Algebra
inferred← citeshttps://doi.org/10.1145/3721465.3721862openalex-snapshot
Understanding Sidecars in Cloud Orchestration
inferred← citeshttps://doi.org/10.1145/3727200.3727220openalex-snapshot
Towards Sustainable Large Language Model Serving
inferred← citeshttps://doi.org/10.1145/3728636openalex-snapshot
Efficient Compressing and Tuning Methods for Large Language Models: A Systematic Literature Review
inferred← citeshttps://doi.org/10.1145/3731569.3764794openalex-snapshot
Rearchitecting the Thread Model of In-Memory Key-Value Stores with μTPS
inferred← citeshttps://doi.org/10.1145/3731569.3764801openalex-snapshot
Demeter: A Scalable and Elastic Tiered Memory Solution for Virtualized Cloud via Guest Delegation
inferred← citeshttps://doi.org/10.1145/3731569.3764808openalex-snapshot
Characterizing Mobile SoC for Accelerating Heterogeneous LLM Inference
inferred← citeshttps://doi.org/10.1145/3731569.3764848openalex-snapshot
Mycroft: Tracing Dependencies in Collective Communication Towards Reliable LLM Training
inferred← citeshttps://doi.org/10.1145/3732940openalex-snapshot
9Ring: A 3D-Stacked Memory-Based Accelerator for Flexible and Efficient Deep CNN Applications
inferred← citeshttps://doi.org/10.1145/3736548.3737827openalex-snapshot
Are Edge MicroDCs Equipped to Tackle Memory Contention?
inferred← citeshttps://doi.org/10.1145/3737700openalex-snapshot
Paging and the Address-Translation Problem
inferred← citeshttps://doi.org/10.1145/3760784openalex-snapshot
FlashGEMM: Optimizing Sequences of Matrix Multiplication by Exploiting Data Reuse on CPUs
inferred← citeshttps://doi.org/10.1145/3764944.3764965openalex-snapshot
The case for accurate lifetime accounting in carbon metrics
inferred← citeshttps://doi.org/10.1145/3764944.3764968openalex-snapshot
How Carbon Metrics Impact Device Selection
inferred← citeshttps://doi.org/10.1145/3767319openalex-snapshot
From In-Place Updates to Out-of-Place Selections: Reconsidering Write Disturbance in Non-Volatile Memory
inferred← citeshttps://doi.org/10.1145/3767333openalex-snapshot
Looking Back to Move Forward: Unveiling the Mysteries of HBM Errors to Predict Future Failures
inferred← citeshttps://doi.org/10.1145/3768585openalex-snapshot
JUNO++: Optimizing ANNS and Enabling Efficient Sparse Attention in LLM via Ray Tracing Core
inferred← citeshttps://doi.org/10.14778/3725688.3725716openalex-snapshot
GPEmu: A GPU Emulator for Faster and Cheaper Prototyping and Evaluation of Deep Learning System Research
inferred← citeshttps://doi.org/10.37099/mtu.dc.etdr/589openalex-snapshot
Mitigating the Effect of Misspeculations in Superscalar Processors
Editorial review for independent work. ICSAC — the Institute for Complexity Science and Advanced Computing — runs a structured editorial panel for researchers publishing outside journals, and publishes on CiteStamp rails. Submission is free and goes through ORCID: icsacinstitute.org/submit.