On the public citation graph

Coordinated CTA Combination and Bandwidth Partitioning for GPU Concurrent Kernel Execution

https://doi.org/10.1145/3326124
0 signed · 47 inferred · view as graph

Inferred edges come from two machine sources: sweeps of open repository metadata (mostly SSRN and Zenodo), and a bulk OpenAlex citation snapshot. Every row below is labelled with the one it came from. Neither is a complete citation index — absence here is not evidence of absence.

Is this your work? Sign in with ORCID and put your name on the claims that are yours.
Claim with ORCID
Reference health. See whether every reference in this work resolves to a known work and none has been retracted — and get a dated CiteStamped badge you can embed.
See reference health

What this work says

Outgoing claims: the papers this work cites, builds on, or argues with.

inferredcites →https://doi.org/10.1016/j.sysarc.2003.07.004openalex-snapshot
QNoC: QoS architecture and design process for network on chip
inferredcites →https://doi.org/10.1109/hpca.2005.11openalex-snapshot
Proceedings. 11th International Symposium on High-Performance Computer Architecture
inferredcites →https://doi.org/10.1109/hpca.2012.6168947openalex-snapshot
TAP: A TLP-aware cache management policy for a CPU-GPU heterogeneous architecture
inferredcites →https://doi.org/10.1109/hpca.2013.6522356openalex-snapshot
MISE: Providing performance predictability and improving fairness in shared main memory systems
inferredcites →https://doi.org/10.1109/iiswc.2009.5306797openalex-snapshot
Rodinia: A benchmark suite for heterogeneous computing
inferredcites →https://doi.org/10.1109/isca.2008.31openalex-snapshot
Globally-Synchronized Frames for Guaranteed Quality-of-Service in On-Chip Networks
inferredcites →https://doi.org/10.1109/isca.2016.53openalex-snapshot
MITTS: Memory Inter-arrival Time Traffic Shaping
inferredcites →https://doi.org/10.1109/l-ca.2011.32openalex-snapshot
DRAM Scheduling Policy for GPGPU Architectures Based on a Potential Function
inferredcites →https://doi.org/10.1109/micro.1996openalex-snapshot
Proceedings of the 29th Annual IEEE/ACM International Symposium on Microarchitecture. MICRO 29
inferredcites →https://doi.org/10.1109/micro.2006.24openalex-snapshot
Fair Queuing Memory Systems
inferredcites →https://doi.org/10.1109/micro.2006.49openalex-snapshot
Utility-Based Cache Partitioning: A Low-Overhead, High-Performance, Runtime Mechanism to Partition Shared Caches
inferredcites →https://doi.org/10.1109/micro.2007.40openalex-snapshot
Process Variation Tolerant 3T1D-Based Cache Architectures
inferredcites →https://doi.org/10.1109/micro.2010.50openalex-snapshot
Throughput-Effective On-Chip Networks for Manycore Accelerators
inferredcites →https://doi.org/10.1109/micro.2010.51openalex-snapshot
Thread Cluster Memory Scheduling: Exploiting Differences in Memory Access Behavior
inferredcites →https://doi.org/10.1109/mm.2008.44openalex-snapshot
System-Level Performance Metrics for Multiprogram Workloads
inferredcites →https://doi.org/10.1109/pact.2004.1342527openalex-snapshot
Proceedings. 13th International Conference on Parallel Architecture and Compilation Techniques (PACT 2004)
inferredcites →https://doi.org/10.1109/sbac-pad.2014.43openalex-snapshot
Runtime Support for Adaptive Spatial Partitioning and Inter-Kernel Communication on GPUs
inferredcites →https://doi.org/10.1109/tcom.1987.1096719openalex-snapshot
Input Versus Output Queueing on a Space-Division Packet Switch
inferredcites →https://doi.org/10.1109/tpds.2013.257openalex-snapshot
Kernelet: High-Throughput GPU Kernel Executions with Dynamic Slicing and Scheduling
inferredcites →https://doi.org/10.1109/tpds.2016.2549523openalex-snapshot
Dissecting GPU Memory Hierarchy Through Microbenchmarking
inferredcites →https://doi.org/10.1145/139669openalex-snapshot
Proceedings of the 19th annual international symposium on Computer architecture - ISCA '92
inferredcites →https://doi.org/10.1145/1736020.1736058openalex-snapshot
Fairness via source throttling
inferredcites →https://doi.org/10.1145/2155620.2155656openalex-snapshot
Improving GPU performance via large warps and two-level warp scheduling
inferredcites →https://doi.org/10.1145/2355585.2355590openalex-snapshot
Dynamic QoS management for chip multiprocessors
inferredcites →https://doi.org/10.1145/2366231.2337207openalex-snapshot
Staged memory scheduling
inferredcites →https://doi.org/10.1145/2588768.2576780openalex-snapshot
Application-aware Memory System for Fair and Efficient Execution of Concurrent GPGPU Applications
inferredcites →https://doi.org/10.1145/2751205.2751213openalex-snapshot
Enabling and Exploiting Flexible Task Assignment on GPU through SM-Centric Program Transformations
inferredcites →https://doi.org/10.1145/2786572.2786596openalex-snapshot
Asymmetric NoC Architectures for GPU Systems
inferredcites →https://doi.org/10.1145/2847255openalex-snapshot
DASH
inferredcites →https://doi.org/10.1145/2872362.2872368openalex-snapshot
Baymax
inferredcites →https://doi.org/10.1145/2896377.2901468openalex-snapshot
Exploiting Core Criticality for Enhanced GPU Performance
inferredcites →https://doi.org/10.1145/3037697.3037700openalex-snapshot
Prophet
inferredcites →https://doi.org/10.1145/3037697.3037707openalex-snapshot
Dynamic Resource Management for Efficient Utilization of Multitasking GPUs
inferredcites →https://doi.org/10.1145/3070710openalex-snapshot
Efficient Kernel Management on GPUs
inferredcites →https://doi.org/10.1145/3079856.3080203openalex-snapshot
Quality of Service Support for Fine-Grained Sharing on GPUs
inferredcites →https://doi.org/10.1145/3177964openalex-snapshot
GPU Performance vs. Thread-Level Parallelism
inferredcites →https://doi.org/10.5555/1972457.1972490openalex-snapshot
Dominant resource fairness: fair allocation of multiple resource types

What points at this work

Incoming claims: where this work appears in other papers’ reference lists and arguments.

inferred← citeshttps://doi.org/10.1007/s10766-023-00755-8openalex-snapshot
GPU-Based Algorithms for Processing the k Nearest-Neighbor Query on Spatial Data Using Partitioning and Concurrent Kernel Execution
inferred← citeshttps://doi.org/10.1016/j.jpdc.2025.105158openalex-snapshot
SPSRR: An Effective Streaming Multiprocessor Partitioning Based on On-chip Storage Resource Requirement of Kernels
inferred← citeshttps://doi.org/10.1109/access.2020.2983731openalex-snapshot
Toward OS-Level and Device-Level Cooperative Scheduling for Multitasking GPUs
inferred← citeshttps://doi.org/10.1109/tpds.2021.3115630openalex-snapshot
A Survey of GPU Multitasking Methods Supported by Hardware Architecture
inferred← citeshttps://doi.org/10.1109/tpds.2022.3199806openalex-snapshot
BARM: A Batch-Aware Resource Manager for Boosting Multiple Neural Networks Inference on GPUs With Memory Oversubscription
inferred← citeshttps://doi.org/10.1145/3366428.3380773openalex-snapshot
Unveiling kernel concurrency in multiresolution filters on GPUs with an image processing DSL
inferred← citeshttps://doi.org/10.1145/3377138openalex-snapshot
A Model-Based Software Solution for Simultaneous Multiple Kernels on GPUs
inferred← citeshttps://doi.org/10.1145/3494885.3494946openalex-snapshot
Research on Rendering Effect and Frame Rate Analysis of Group Behavior Oriented to VR Environment
inferred← citeshttps://doi.org/10.1145/3589236.3589243openalex-snapshot
LATOA: Load-Aware Task Offloading and Adoption in GPU
inferred← citeshttps://doi.org/10.23919/date69613.2026.11539342openalex-snapshot
FedCM: Fine-grained Kernel Scheduling and Management to Improve GPU Sharing
Editorial review for independent work. ICSAC — the Institute for Complexity Science and Advanced Computing — runs a structured editorial panel for researchers publishing outside journals, and publishes on CiteStamp rails. Submission is free and goes through ORCID: icsacinstitute.org/submit.