On the public citation graph

Proceedings of the 46th Annual IEEE/ACM International Symposium on Microarchitecture

https://doi.org/10.1145/2540708
0 signed · 117 inferred · view as graph

Inferred edges come from two machine sources: sweeps of open repository metadata (mostly SSRN and Zenodo), and a bulk OpenAlex citation snapshot. Every row below is labelled with the one it came from. Neither is a complete citation index — absence here is not evidence of absence.

Is this your work? Sign in with ORCID and put your name on the claims that are yours.
Claim with ORCID
Reference health. See whether every reference in this work resolves to a known work and none has been retracted — and get a dated CiteStamped badge you can embed.
See reference health

What points at this work

Incoming claims: where this work appears in other papers’ reference lists and arguments.

inferred← citeshttps://doi.org/10.1002/9781119743453.ch4openalex-snapshot
Processor Level Error Detection and Recovery
inferred← citeshttps://doi.org/10.1002/cpe.1175openalex-snapshot
Classification and generation of schedules for VLIW processors
inferred← citeshttps://doi.org/10.1002/cpe.8318openalex-snapshot
A Survey on Heterogeneous CPU–GPU Architectures and Simulators
inferred← citeshttps://doi.org/10.1007/978-3-319-99322-5_6openalex-snapshot
Automatic Synthesis Techniques for Approximate Circuits
inferred← citeshttps://doi.org/10.1007/978-3-540-30121-9_28openalex-snapshot
FERP Interface and Interconnect Cores for Stream Processing Applications
inferred← citeshttps://doi.org/10.1007/978-3-642-03095-6_48openalex-snapshot
MTCrossBit: A Dynamic Binary Translation System Using Multithreaded Optimization Framework
inferred← citeshttps://doi.org/10.1007/s10617-013-9117-2openalex-snapshot
A new merit function for custom instruction selection under an area budget constraint
inferred← citeshttps://doi.org/10.1007/s11227-013-1001-0openalex-snapshot
Supporting faulty banks in NUCA by NoC assisted remapping mechanisms
inferred← citeshttps://doi.org/10.1007/s11227-024-05938-9openalex-snapshot
RL-CoPref: a reinforcement learning-based coordinated prefetching controller for multiple prefetchers
inferred← citeshttps://doi.org/10.1007/s11704-016-6159-1openalex-snapshot
A survey of neural network accelerators
inferred← citeshttps://doi.org/10.1007/s12204-018-1934-9openalex-snapshot
Decomposing and Cluster Refinement Design Method for Application-Specific Network-on-Chips
inferred← citeshttps://doi.org/10.1016/j.aeue.2021.153825openalex-snapshot
Low-power and variation-aware approximate arithmetic units for Image Processing Applications
inferred← citeshttps://doi.org/10.1016/j.comcom.2020.09.016openalex-snapshot
A deep neural network compression algorithm based on knowledge transfer for edge devices
inferred← citeshttps://doi.org/10.1016/j.cose.2018.08.011openalex-snapshot
Freeze and Crypt: Linux kernel support for main memory encryption
inferred← citeshttps://doi.org/10.1016/j.cosrev.2018.06.002openalex-snapshot
A survey of memory management techniques in virtualized systems
inferred← citeshttps://doi.org/10.1016/j.cosrev.2020.100349openalex-snapshot
Open-source IP cores for space: A processor-level perspective on soft errors in the RISC-V era
inferred← citeshttps://doi.org/10.1016/j.fsidi.2020.300927openalex-snapshot
Cutting Through the Emissions: Feature Selection from Electromagnetic Side-Channel Data for Activity Detection
inferred← citeshttps://doi.org/10.1016/j.future.2016.07.014openalex-snapshot
Composable architecture for rack scale big data computing
inferred← citeshttps://doi.org/10.1016/j.future.2017.02.036openalex-snapshot
Locality based warp scheduling in GPGPUs
inferred← citeshttps://doi.org/10.1016/j.future.2017.12.033openalex-snapshot
In-memory big data analytics under space constraints using dynamic programming
inferred← citeshttps://doi.org/10.1016/j.future.2019.12.051openalex-snapshot
Adaptive relaxed synchronization through the use of supervised learning methods
inferred← citeshttps://doi.org/10.1016/j.future.2020.03.040openalex-snapshot
G-SEAP: Analyzing and characterizing soft-error aware approximation in GPGPUs
inferred← citeshttps://doi.org/10.1016/j.future.2020.07.029openalex-snapshot
AxRAM: A lightweight implicit interface for approximate data access
inferred← citeshttps://doi.org/10.1016/j.jpdc.2016.03.008openalex-snapshot
Physical-aware predictive dynamic thermal management of multi-core processors
inferred← citeshttps://doi.org/10.1016/j.jpdc.2016.05.004openalex-snapshot
CLAP-NET: Bandwidth adaptive optical crossbar architecture
inferred← citeshttps://doi.org/10.1016/j.jpdc.2017.11.006openalex-snapshot
DITVA: Dynamic Inter-Thread Vectorization Architecture
inferred← citeshttps://doi.org/10.1016/j.jpdc.2018.11.012openalex-snapshot
A survey of architectural approaches for improving GPGPU performance, programmability and heterogeneity
inferred← citeshttps://doi.org/10.1016/j.jpdc.2019.12.018openalex-snapshot
A general purpose contention manager for software transactions on the GPU
inferred← citeshttps://doi.org/10.1016/j.jpdc.2020.02.003openalex-snapshot
On-GPU thread-data remapping for nested branch divergence
inferred← citeshttps://doi.org/10.1016/j.jpdc.2020.10.005openalex-snapshot
Graph-Waving architecture: Efficient execution of graph applications on GPUs
inferred← citeshttps://doi.org/10.1016/j.jpdc.2022.11.004openalex-snapshot
PTTS: Power-aware tensor cores using two-sided sparsity
inferred← citeshttps://doi.org/10.1016/j.jpdc.2022.12.004openalex-snapshot
Deep learning based data prefetching in CPU-GPU unified virtual memory
inferred← citeshttps://doi.org/10.1016/j.jpdc.2023.04.002openalex-snapshot
CSMV: A highly scalable multi-versioned software transactional memory for GPUs
inferred← citeshttps://doi.org/10.1016/j.jss.2018.07.001openalex-snapshot
The next 700 CPU power models
inferred← citeshttps://doi.org/10.1016/j.mejo.2019.02.018openalex-snapshot
FPGA-based approximate calculation system of General Vector Machine
inferred← citeshttps://doi.org/10.1016/j.mejo.2019.03.009openalex-snapshot
An energy-efficient voice activity detector using deep neural networks and approximate computing
inferred← citeshttps://doi.org/10.1016/j.mejo.2019.07.010openalex-snapshot
m-SAAC: Multi-stage adaptive approximation control to select approximate computing modes for vision applications
inferred← citeshttps://doi.org/10.1016/j.micpro.2016.05.004openalex-snapshot
A runtime fault-tolerant routing algorithm based on region flooding in NoCs
inferred← citeshttps://doi.org/10.1016/j.micpro.2017.01.005openalex-snapshot
Optimizing power efficiency for 3D stacked GPU-in-memory architecture
inferred← citeshttps://doi.org/10.1016/j.micpro.2017.04.018openalex-snapshot
AxleDB: A novel programmable query processing platform on FPGA
inferred← citeshttps://doi.org/10.1016/j.micpro.2020.102991openalex-snapshot
CoNNa–Hardware accelerator for compressed convolutional neural networks
inferred← citeshttps://doi.org/10.1016/j.micpro.2022.104526openalex-snapshot
Pre-Silicon NBTI Delay-Aware Modeling of Network-on-Chip Router Microarchitecture
inferred← citeshttps://doi.org/10.1016/j.micpro.2022.104710openalex-snapshot
HARDeNN: Hardware-assisted attack-resilient deep neural network architectures
inferred← citeshttps://doi.org/10.1016/j.microrel.2018.03.019openalex-snapshot
Energy-Delay-FIT Product to compare processors and algorithm implementations
inferred← citeshttps://doi.org/10.1016/j.nancom.2018.12.001openalex-snapshot
Energy-aware and fault-tolerant custom topology design method for network-on-chips
inferred← citeshttps://doi.org/10.1016/j.neucom.2019.11.005openalex-snapshot
ENAS oriented layer adaptive data scheduling strategy for resource limited hardware
inferred← citeshttps://doi.org/10.1016/j.parco.2017.11.003openalex-snapshot
Benchmarking the GPU memory at the warp level
inferred← citeshttps://doi.org/10.1016/j.parco.2018.02.001openalex-snapshot
DVFS-aware application classification to improve GPGPUs energy efficiency
inferred← citeshttps://doi.org/10.1016/j.peva.2024.102409openalex-snapshot
A dependence graph pattern mining method for processor performance analysis
inferred← citeshttps://doi.org/10.1016/j.simpat.2018.12.003openalex-snapshot
Analyzing data locality in GPU kernels using memory footprint analysis
inferred← citeshttps://doi.org/10.1016/j.sysarc.2016.04.012openalex-snapshot
TQSIM: A fast cycle-approximate processor simulator based on QEMU
inferred← citeshttps://doi.org/10.1016/j.sysarc.2018.07.003openalex-snapshot
Application aware Scalable Architecture for GPGPU
inferred← citeshttps://doi.org/10.1016/j.sysarc.2019.06.001openalex-snapshot
Empirical model-based performance prediction for application mapping on multicore architectures
inferred← citeshttps://doi.org/10.1016/j.sysarc.2020.101786openalex-snapshot
PRO: A periodical reset optimized page migration scheme for hybrid memory system
inferred← citeshttps://doi.org/10.1016/j.sysarc.2020.101831openalex-snapshot
ESSA: An energy-Aware bit-Serial streaming deep convolutional neural network accelerator
inferred← citeshttps://doi.org/10.1016/j.sysarc.2021.102252openalex-snapshot
FreqCounter: Efficient Cacheability of Encryption and Integrity Tree Counters in Secure Processors
inferred← citeshttps://doi.org/10.1016/j.sysarc.2022.102462openalex-snapshot
A write-optimal and concurrent persistent dynamic hashing with radix tree assistance
inferred← citeshttps://doi.org/10.1016/j.sysarc.2022.102561openalex-snapshot
A survey on hardware accelerators: Taxonomy, trends, challenges, and perspectives
inferred← citeshttps://doi.org/10.1016/j.sysarc.2024.103080openalex-snapshot
Automating application-driven customization of ASIPs: A survey
inferred← citeshttps://doi.org/10.1016/j.vlsi.2018.03.001openalex-snapshot
Self-Organized Sub-bank SHE-MRAM-based LLC: An energy-efficient and variation-immune read and write architecture
inferred← citeshttps://doi.org/10.1109/asicon52560.2021.9620299openalex-snapshot
A Hierarchical Fault Injection System for RISC-V Processors Targeting Single Event Upsets in Flip-Flops
inferred← citeshttps://doi.org/10.1109/ccgridw59191.2023.00059openalex-snapshot
3D CNN Acceleration using Block Circulant Matrix in Frequency Domain
inferred← citeshttps://doi.org/10.1109/hpca56546.2023.10070931openalex-snapshot
PhotoFourier: A Photonic Joint Transform Correlator-Based Neural Network Accelerator
inferred← citeshttps://doi.org/10.1109/hpca56546.2023.10070947openalex-snapshot
AutoCAT: Reinforcement Learning for Automated Exploration of Cache-Timing Attacks
inferred← citeshttps://doi.org/10.1109/hpca56546.2023.10071005openalex-snapshot
DIMM-Link: Enabling Efficient Inter-DIMM Communication for Near-Memory Processing
inferred← citeshttps://doi.org/10.1109/hpca56546.2023.10071022openalex-snapshot
HyQSAT: A Hybrid Approach for 3-SAT Problems by Integrating Quantum Annealer with CDCL
inferred← citeshttps://doi.org/10.1109/hpca56546.2023.10071025openalex-snapshot
The Imitation Game: Leveraging CopyCats for Robust Native Gate Selection in NISQ Programs
inferred← citeshttps://doi.org/10.1109/hpca56546.2023.10071088openalex-snapshot
Reconciling Selective Logging and Hardware Persistent Memory Transaction
inferred← citeshttps://doi.org/10.1109/hpca56546.2023.10071125openalex-snapshot
CARE: A Concurrency-Aware Enhanced Lightweight Cache Management Framework
inferred← citeshttps://doi.org/10.1109/hpca56546.2023.10071128openalex-snapshot
Ah-Q: Quantifying and Handling the Interference within a Datacenter from a System Perspective
inferred← citeshttps://doi.org/10.1109/hpcc-dss-smartcity-dependsys57074.2022.00143openalex-snapshot
Accelerating small matrix multiplications by adaptive batching strategy on GPU
inferred← citeshttps://doi.org/10.1109/i4c57141.2022.10057909openalex-snapshot
Scaling Up a Cloud Microservices Simulator
inferred← citeshttps://doi.org/10.1109/ipdps57955.2024.00016openalex-snapshot
CKSM: An Efficient Memory Deduplication Method for Container-based Cloud Computing Systems
inferred← citeshttps://doi.org/10.1109/ipdps57955.2024.00096openalex-snapshot
Practically Tackling Memory Bottlenecks of Graph-Processing Workloads
inferred← citeshttps://doi.org/10.1109/iscas58744.2024.10558100openalex-snapshot
BitPruning: Learning Bitlengths for Aggressive and Accurate Quantization
inferred← citeshttps://doi.org/10.1109/isqed60706.2024.10528373openalex-snapshot
Hardware Support for Trustworthy Machine Learning: A Survey
inferred← citeshttps://doi.org/10.1109/isqed60706.2024.10528704openalex-snapshot
HiCTL: High Fan-in Differential Capacitive-Threshold-Logic Gate Implementation With an Offset-Compensated Comparator
inferred← citeshttps://doi.org/10.1109/isqed60706.2024.10528746openalex-snapshot
Lightweight Multicast Authentication in NoC-based SoCs
inferred← citeshttps://doi.org/10.1109/sc41404.2022.00086openalex-snapshot
ReSemble: Reinforced Ensemble Framework for Data Prefetching
inferred← citeshttps://doi.org/10.1117/12.2660798openalex-snapshot
Efficient condition code emulation for dynamic binary translation systems
inferred← citeshttps://doi.org/10.1145/1064978.1065013openalex-snapshot
A serializability violation detector for shared-memory server programs
inferred← citeshttps://doi.org/10.1145/1187976.1187980openalex-snapshot
Evaluating trace cache energy efficiency
inferred← citeshttps://doi.org/10.1145/1361096.1361109openalex-snapshot
Fast cycle-approximate instruction set simulation
inferred← citeshttps://doi.org/10.1145/1454115.1454124openalex-snapshot
Core cannibalization architecture
inferred← citeshttps://doi.org/10.1145/2207222.2207223openalex-snapshot
Probabilistic modeling for job symbiosis scheduling on SMT processors
inferred← citeshttps://doi.org/10.1145/2442087.2442088openalex-snapshot
A survey and taxonomy of on-chip monitoring of multicore systems-on-chip
inferred← citeshttps://doi.org/10.1145/2490301.2451143openalex-snapshot
Discerning the dominant out-of-order performance advantage
inferred← citeshttps://doi.org/10.1145/2514641.2514644openalex-snapshot
Multicore-based vector coprocessor sharing for performance and energy gains
inferred← citeshttps://doi.org/10.1145/2656341openalex-snapshot
Exploiting Existing Comparators for Fine-Grained Low-Cost Error Detection
inferred← citeshttps://doi.org/10.1145/2699026.2699107openalex-snapshot
HideM
inferred← citeshttps://doi.org/10.1145/2827697openalex-snapshot
Exploring Soft-Error Robust and Energy-Efficient Register File in GPGPUs using Resistive Memory
inferred← citeshttps://doi.org/10.1145/2837027openalex-snapshot
Optimizing Control Transfer and Memory Virtualization in Full System Emulators
inferred← citeshttps://doi.org/10.1145/3018112openalex-snapshot
Fine-Grain Power Breakdown of Modern Out-of-Order Cores and Its Implications on Skylake-Based Systems
inferred← citeshttps://doi.org/10.1145/3151034openalex-snapshot
CG-OoO
inferred← citeshttps://doi.org/10.1145/3158641openalex-snapshot
HAShCache
inferred← citeshttps://doi.org/10.1145/3229631.3229633openalex-snapshot
A first-order approximation of microarchitecture energy-efficiency
inferred← citeshttps://doi.org/10.1145/3357375openalex-snapshot
A Survey of Coarse-Grained Reconfigurable Architecture and Design
inferred← citeshttps://doi.org/10.1145/3368826.3377917openalex-snapshot
PreScaler: an efficient system-aware precision scaling framework on heterogeneous systems
inferred← citeshttps://doi.org/10.1145/3458817.3476215openalex-snapshot
Understanding, predicting and scheduling serverless workloads under partial interference
inferred← citeshttps://doi.org/10.1145/3458817.3476216openalex-snapshot
HPAC
inferred← citeshttps://doi.org/10.1145/3458817.3480854openalex-snapshot
LCCG
inferred← citeshttps://doi.org/10.1145/3474198.3478212openalex-snapshot
Cache Tag Array Fault Tolerance Method Based on Redundancy and Similarity of Adjacent Cache Line Tag Bits
inferred← citeshttps://doi.org/10.1145/3579371.3589052openalex-snapshot
Supply Chain Aware Computer Architecture
inferred← citeshttps://doi.org/10.1145/3593054openalex-snapshot
Turn-based Spatiotemporal Coherence for GPUs
inferred← citeshttps://doi.org/10.1145/3606949openalex-snapshot
An Electro-Photonic System for Accelerating Deep Neural Networks
inferred← citeshttps://doi.org/10.1145/3610291openalex-snapshot
A Survey on Approximate Multiplier Designs for Energy Efficiency: From Algorithms to Circuits
inferred← citeshttps://doi.org/10.1145/3620665.3640396openalex-snapshot
RPG 2 : Robust Profile-Guided Runtime Prefetch Generation
inferred← citeshttps://doi.org/10.1145/3620666.3651373openalex-snapshot
Limoncello: Prefetchers for Scale
inferred← citeshttps://doi.org/10.1145/3669940.3707230openalex-snapshot
Enhancing CGRA Efficiency Through Aligned Compute and Communication Provisioning
inferred← citeshttps://doi.org/10.1145/3672392openalex-snapshot
A Survey of Hardware Improvements to Secure Program Execution
inferred← citeshttps://doi.org/10.1145/3676641.3716260openalex-snapshot
Hierarchical Prefetching: A Software-Hardware Instruction Prefetcher for Server Applications
inferred← citeshttps://doi.org/10.1145/3689335openalex-snapshot
An Efficient ReRAM-based Accelerator for Asynchronous Iterative Graph Processing
inferred← citeshttps://doi.org/10.1145/3701994openalex-snapshot
DTAP: Accelerating Strongly-Typed Programs with Data Type-Aware Hardware Prefetching
inferred← citeshttps://doi.org/10.1145/3708541openalex-snapshot
COVER: Alleviating Crash-Consistency Error Amplification in Secure Persistent Memory Systems
inferred← citeshttps://doi.org/10.1145/3715009openalex-snapshot
HM-ORAM: A Lightweight Crash-consistent ORAM Framework on Hybrid Memory System
inferred← citeshttps://doi.org/10.1145/3716873openalex-snapshot
VersaTile: Flexible Tiled Architectures via Associative Processors
inferred← citeshttps://doi.org/10.1145/993396.993403openalex-snapshot
The design of dynamically reconfigurable datapath coprocessors
Editorial review for independent work. ICSAC — the Institute for Complexity Science and Advanced Computing — runs a structured editorial panel for researchers publishing outside journals, and publishes on CiteStamp rails. Submission is free and goes through ORCID: icsacinstitute.org/submit.