On the public citation graph

Adaptive workload-aware task scheduling for single-ISA asymmetric multicore architectures

0 signed · 64 inferred · view as graph

Inferred edges come from two machine sources: sweeps of open repository metadata (mostly SSRN and Zenodo), and a bulk OpenAlex citation snapshot. Every row below is labelled with the one it came from. Neither is a complete citation index — absence here is not evidence of absence.

Is this your work? Sign in with ORCID and put your name on the claims that are yours.
Claim with ORCID
Reference health. See whether every reference in this work resolves to a known work and none has been retracted — and get a dated CiteStamped badge you can embed.
See reference health

What this work says

Outgoing claims: the papers this work cites, builds on, or argues with.

inferredcites →https://doi.org/10.1006/jpdc.1996.0107openalex-snapshot
Cilk: An Efficient Multithreaded Runtime System
inferredcites →https://doi.org/10.1007/978-3-642-28293-5_15openalex-snapshot
Work Stealing Strategies for Parallel Stream Processing in Soft Real-Time Systems
inferredcites →https://doi.org/10.1007/bfb0031628openalex-snapshot
Heuristics for 1D rectilinear partitioning as a low cost and high quality answer to dynamic load balancing
inferredcites →https://doi.org/10.1007/s11227-011-0682-5openalex-snapshot
HAT: history-based auto-tuning MapReduce in heterogeneous environments
inferredcites →https://doi.org/10.1109/cse.2011.65openalex-snapshot
Architecture-based Performance Evaluation of Genetic Algorithms on Multi/Many-core Systems
inferredcites →https://doi.org/10.1109/icpp.2011.32openalex-snapshot
CAB: Cache Aware Bi-tier Task-Stealing in Multi-socket Multi-core Architecture
inferredcites →https://doi.org/10.1109/ipdps.2009.5161079openalex-snapshot
Work-first and help-first scheduling policies for async-finish task parallelism
inferredcites →https://doi.org/10.1109/ipdps.2010.5470370openalex-snapshot
Toward understanding heterogeneity in computing
inferredcites →https://doi.org/10.1109/ipdps.2010.5470425openalex-snapshot
SLAW: A scalable locality-aware adaptive work-stealing scheduler
inferredcites →https://doi.org/10.1109/ipdps.2012.32openalex-snapshot
WATS: Workload-Aware Task Scheduling in Asymmetric Multi-core Architectures
inferredcites →https://doi.org/10.1109/isca.2005.51openalex-snapshot
The Impact of Performance Asymmetry in Emerging Multicore Architectures
inferredcites →https://doi.org/10.1109/mc.2005.379openalex-snapshot
Heterogeneous chip multiprocessors
inferredcites →https://doi.org/10.1109/mc.2008.209openalex-snapshot
Amdahl's Law in the Multicore Era
inferredcites →https://doi.org/10.1109/sies.2013.6601477openalex-snapshot
Scheduling parallel real-time tasks using a fixed-priority work-stealing algorithm on multiprocessors
inferredcites →https://doi.org/10.1109/tpds.2008.105openalex-snapshot
The Design of OpenMP Tasks
inferredcites →https://doi.org/10.1109/tpds.2012.322openalex-snapshot
Adaptive Cache Aware Bitier Work-Stealing in Multisocket Multicore Architectures
inferredcites →https://doi.org/10.1137/0217033openalex-snapshot
A Polynomial Approximation Scheme for Scheduling on Uniform Processors: Using the Dual Approximation Approach
inferredcites →https://doi.org/10.1145/1028176.1006707openalex-snapshot
Single-ISA Heterogeneous Multi-Core Architectures for Multithreaded Workload Performance
inferredcites →https://doi.org/10.1145/1062261.1062295openalex-snapshot
Scheduling for heterogeneous processors in server systems
inferredcites →https://doi.org/10.1145/1080695.1070012openalex-snapshot
The Impact of Performance Asymmetry in Emerging Multicore Architectures
inferredcites →https://doi.org/10.1145/1362622.1362694openalex-snapshot
Efficient operating system scheduling for performance-asymmetric multi-core architectures
inferredcites →https://doi.org/10.1145/1454115.1454128openalex-snapshot
The PARSEC benchmark suite
inferredcites →https://doi.org/10.1145/1508244.1508274openalex-snapshot
Accelerating critical section execution with asymmetric multi-core architectures
inferredcites →https://doi.org/10.1145/1531793.1531804openalex-snapshot
HASS
inferredcites →https://doi.org/10.1145/1542275.1542358openalex-snapshot
Load balancing using work-stealing for pipeline parallelism in emerging applications
inferredcites →https://doi.org/10.1145/1654059.1654085openalex-snapshot
Age based scheduling for asymmetric multiprocessors
inferredcites →https://doi.org/10.1145/1693453.1693459openalex-snapshot
Featherweight X10
inferredcites →https://doi.org/10.1145/1693453.1693475openalex-snapshot
Load balancing on speed
inferredcites →https://doi.org/10.1145/1755913.1755928openalex-snapshot
Bias scheduling in heterogeneous multi-core architectures
inferredcites →https://doi.org/10.1145/1755913.1755929openalex-snapshot
A comprehensive scheduler for asymmetric multicore systems
inferredcites →https://doi.org/10.1145/1787275.1787281openalex-snapshot
Operating system support for mitigating software scalability bottlenecks on asymmetric multicore processors
inferredcites →https://doi.org/10.1145/1810085.1810113openalex-snapshot
An approach to resource-aware co-scheduling for CMPs
inferredcites →https://doi.org/10.1145/2024724.2024954openalex-snapshot
MARSS
inferredcites →https://doi.org/10.1145/2150976.2151001openalex-snapshot
Bottleneck identification and scheduling in multithreaded applications
inferredcites →https://doi.org/10.1145/2304576.2304599openalex-snapshot
CATS
inferredcites →https://doi.org/10.1145/2366231.2337184openalex-snapshot
Scheduling heterogeneous multi-cores through Performance Impact Estimation (PIE)
inferredcites →https://doi.org/10.1145/277650.277725openalex-snapshot
The implementation of the Cilk-5 multithreaded language
inferredcites →https://doi.org/10.1145/341800.341803openalex-snapshot
Scheduling Cilk multithreaded parallel programs on processors of different speeds
inferredcites →https://doi.org/10.5555/1898953.1899072openalex-snapshot
Compatible phase co-scheduling on a CMP of multi-threaded processors
inferredcites →https://doi.org/10.7551/mitpress/9486.003.0016openalex-snapshot
Intel Threading Building Blocks

What points at this work

Incoming claims: where this work appears in other papers’ reference lists and arguments.

inferred← citeshttps://doi.org/10.1002/cpe.3619openalex-snapshot
Adaptive demand‐aware work‐stealing in multi‐programmed multi‐core architectures
inferred← citeshttps://doi.org/10.1007/978-981-10-6238-4_4openalex-snapshot
Work-Stealing for NUMA-enabled Architecture
inferred← citeshttps://doi.org/10.1007/978-981-10-6238-4_5openalex-snapshot
Dynamic Load Balancing for Asymmetric Multi-core Architecture
inferred← citeshttps://doi.org/10.1007/s11042-016-4269-2openalex-snapshot
Parallel HEVC decoding with asymmetric mobile multicores
inferred← citeshttps://doi.org/10.1049/iet-cdt.2015.0053openalex-snapshot
Co‐scheduling tasks on multi‐core heterogeneous systems: An energy‐aware perspective
inferred← citeshttps://doi.org/10.1088/1757-899x/490/4/042045openalex-snapshot
Heterogeneous Multiprocessor Matching Degree Scheduling Algorithm Based on OpenCL Framework
inferred← citeshttps://doi.org/10.1093/comjnl/bxw065openalex-snapshot
PMCTrack: Delivering Performance Monitoring Counter Support to the OS Scheduler
inferred← citeshttps://doi.org/10.1109/compcomm.2018.8780697openalex-snapshot
Energy-Efficient Phase-Aware Load Balancing on Asymmetric Multicore Processors
inferred← citeshttps://doi.org/10.1109/hpcs.2017.67openalex-snapshot
Energy Efficiency Optimization of Task-Parallel Codes on Asymmetric Architectures
inferred← citeshttps://doi.org/10.1109/icpads.2016.0110openalex-snapshot
An Energy-Efficient Scheduler for Throughput Guaranteed Jobs on Asymmetric Multi-Core Platforms
inferred← citeshttps://doi.org/10.1109/ipdpsw.2014.75openalex-snapshot
EEWA: Energy-Efficient Workload-Aware Task Scheduling in Multi-core Architectures
inferred← citeshttps://doi.org/10.1109/ispa/iucc.2017.00040openalex-snapshot
Electro: Toward QoS-Aware Power Management for Latency-Critical Applications
inferred← citeshttps://doi.org/10.1109/ispa/iucc.2017.00087openalex-snapshot
Preemption-Aware Kernel Scheduling for GPUs
inferred← citeshttps://doi.org/10.1109/ojcs.2020.3006807openalex-snapshot
Vision Paper: Grand Challenges in Resilience: Autonomous System Resilience through Design and Runtime Measures
inferred← citeshttps://doi.org/10.1109/tc.2017.2783932openalex-snapshot
Contention and Locality-Aware Work-Stealing for Iterative Applications in Multi-Socket Computers
inferred← citeshttps://doi.org/10.1109/tc.2020.2984607openalex-snapshot
Fairness-Aware Energy Efficient Scheduling on Heterogeneous Multi-Core Processors
inferred← citeshttps://doi.org/10.1109/tnse.2020.2997376openalex-snapshot
Service Function Chain Deployment and Network Flow Scheduling in Geo-Distributed Data Centers
inferred← citeshttps://doi.org/10.1109/tpds.2021.3104255openalex-snapshot
Taskflow: A Lightweight Parallel and Heterogeneous Task Graph Computing System
inferred← citeshttps://doi.org/10.1145/2597652.2597665openalex-snapshot
LAWS
inferred← citeshttps://doi.org/10.1145/2766450openalex-snapshot
Locality-Aware Work Stealing Based on Online Profiling and Auto-Tuning for Multisocket Multicore Architectures
inferred← citeshttps://doi.org/10.1145/2856125openalex-snapshot
A Survey of Techniques for Architecting and Managing Asymmetric Multicore Processors
inferred← citeshttps://doi.org/10.1145/2899002openalex-snapshot
Dynamic Process Migration Based on Block Access Patterns Occurring in Storage Servers
inferred← citeshttps://doi.org/10.1145/3291058openalex-snapshot
Bandwidth and Locality Aware Task-stealing for Manycore Architectures with Bandwidth-Asymmetric Memory
inferred← citeshttps://doi.org/10.1561/1000000055openalex-snapshot
On-Chip Dynamic Resource Management
Editorial review for independent work. ICSAC — the Institute for Complexity Science and Advanced Computing — runs a structured editorial panel for researchers publishing outside journals, and publishes on CiteStamp rails. Submission is free and goes through ORCID: icsacinstitute.org/submit.