On the public citation graph
Execution Trace--Driven Energy-Reliability Optimization for Multimedia MPSoCs
0 signed · 40 inferred · view as graph
Inferred edges come from two machine sources: sweeps of open repository metadata (mostly SSRN and Zenodo), and a bulk OpenAlex citation snapshot. Every row below is labelled with the one it came from. Neither is a complete citation index — absence here is not evidence of absence.
Is this your work? Sign in with ORCID and put your name on the
claims that are yours.
Reference health. See whether every reference in this work resolves to a
known work and none has been retracted — and get a dated CiteStamped
badge you can embed.
What this work says
Outgoing claims: the papers this work cites, builds on, or argues with.
inferredcites →https://doi.org/10.1016/b978-012088525-1/50007-9openalex-snapshot
Fault-Tolerant Networks
inferredcites →https://doi.org/10.1016/j.sysarc.2010.04.007openalex-snapshot
Communication-aware heuristics for run-time task mapping on NoC-based MPSoC platforms
inferredcites →https://doi.org/10.1109/acsd.2006.33openalex-snapshot
Throughput Analysis of Synchronous Data Flow Graphs
inferredcites →https://doi.org/10.1109/date.2005.217openalex-snapshot
Multimedia Applications of Multiprocessor Systems-on-Chips
inferredcites →https://doi.org/10.1109/date.2011.5763113openalex-snapshot
FARM: Fault-aware resource management in NoC-based multiprocessor platforms
inferredcites →https://doi.org/10.1109/ets.2006.28openalex-snapshot
Living with Failure: Lessons from Nature?
inferredcites →https://doi.org/10.1109/fpl.2012.6339136openalex-snapshot
An area-efficient partially reconfigurable crossbar switch with low reconfiguration delay
inferredcites →https://doi.org/10.1109/icpads.2012.82openalex-snapshot
Energy-Aware Communication and Remapping of Tasks for Reliable Multimedia Multiprocessor Systems
inferredcites →https://doi.org/10.1109/issoc.2006.321966openalex-snapshot
Fast Multi-Dimension Multi-Choice Knapsack Heuristic for MP-SoC Run-Time Management
inferredcites →https://doi.org/10.1109/mdt.2005.104openalex-snapshot
Analysis of error recovery schemes for networks on chips
inferredcites →https://doi.org/10.1109/recosoc.2012.6322885openalex-snapshot
A RTRM proposal for multi/many-core platforms and reconfigurable applications
inferredcites →https://doi.org/10.1109/recosoc.2013.6581540openalex-snapshot
Energy-aware dynamic reconfiguration of communication-centric applications for reliable MPSoCs
inferredcites →https://doi.org/10.1109/rsp.2012.6380704openalex-snapshot
Fault-aware task re-mapping for throughput constrained multimedia applications on NoC-based MPSoCs
inferredcites →https://doi.org/10.1109/tc.1986.1676696openalex-snapshot
A Formal Definition of Data Flow Graph Models
inferredcites →https://doi.org/10.1109/tc.2008.82openalex-snapshot
Concepts and Implementation of Spatial Division Multiplexing for Guaranteed Throughput in Networks-on-Chip
inferredcites →https://doi.org/10.1145/1146909.1146959openalex-snapshot
Reliability challenges for 45nm and beyond
inferredcites →https://doi.org/10.1145/1289816.1289824openalex-snapshot
Predictable execution adaptivity through embedding dynamic reconfigurability into static MPSoC schedules
inferredcites →https://doi.org/10.1145/1878961.1879014openalex-snapshot
A task remapping technique for reliable multi-core embedded systems
inferredcites →https://doi.org/10.1145/1999946.1999967openalex-snapshot
Online task remapping strategies for fault-tolerant Network-on-Chip multiprocessors
inferredcites →https://doi.org/10.1145/2039370.2039409openalex-snapshot
Analysis and optimization of fault-tolerant task scheduling on multiprocessor embedded systems
inferredcites →https://doi.org/10.1145/2442116.2442125openalex-snapshot
Power-aware dynamic mapping heuristics for NoC-based MPSoCs using a unified model-based approach
inferredcites →https://doi.org/10.1145/2463209.2488734openalex-snapshot
Mapping on multi/many-core systems
inferredcites →https://doi.org/10.1145/339647.339652openalex-snapshot
Transient fault detection via simultaneous multithreading
inferredcites →https://doi.org/10.1145/996566.996588openalex-snapshot
Design and reliability challenges in nanometer technologies
inferredcites →https://doi.org/10.5555/968878.969037openalex-snapshot
Energy-aware communication and task scheduling for network-on-chip architectures under real-time constraints
inferredcites →https://doi.org/10.7873/date.2013.331openalex-snapshot
Communication and Migration Energy Aware Design Space Exploration for Multicore Systems with Intermittent Faults
What points at this work
Incoming claims: where this work appears in other papers’ reference lists and arguments.
inferred← citeshttps://doi.org/10.1002/9781119818410.ch10openalex-snapshot
Software Compilation and Optimization Techniques for Heterogeneous Multi‐core Platforms
inferred← citeshttps://doi.org/10.1007/978-94-017-7267-9_2openalex-snapshot
MAPS: A Software Development Environment for Embedded Multicore Applications
inferred← citeshttps://doi.org/10.1007/978-94-017-7358-4_2-1openalex-snapshot
MAPS: A Software Development Environment for Embedded Multi-core Applications
inferred← citeshttps://doi.org/10.1016/j.jpdc.2021.11.005openalex-snapshot
Multi-objective biogeography-based optimization and reinforcement learning hybridization for network-on chip reliability improvement
inferred← citeshttps://doi.org/10.1016/j.sysarc.2018.10.001openalex-snapshot
A survey on fault-tolerant application mapping techniques for Network-on-Chip
inferred← citeshttps://doi.org/10.1016/j.sysarc.2018.10.003openalex-snapshot
A permanent fault tolerant dynamic task allocation approach for Network-on-Chip based multicore systems
inferred← citeshttps://doi.org/10.1109/edcc51268.2020.00013openalex-snapshot
Improving Dependability of Neuromorphic Computing With Non-Volatile Memory
inferred← citeshttps://doi.org/10.1109/isvlsi.2018.00060openalex-snapshot
A Dynamic Resource Allocation Strategy for NoC Based Multicore Systems with Permanent Faults
inferred← citeshttps://doi.org/10.1109/tmscs.2017.2686856openalex-snapshot
ARTEMIS: An Aging-Aware Runtime Application Mapping Framework for 3D NoC-Based Chip Multiprocessors
inferred← citeshttps://doi.org/10.1145/3055512openalex-snapshot
Fault-Tolerant Dynamic Task Mapping and Scheduling for Network-on-Chip-Based Multicore Platform
inferred← citeshttps://doi.org/10.1145/3078659.3078667openalex-snapshot
Robust Mapping of Process Networks to Many-Core Systems using Bio-Inspired Design Centering
inferred← citeshttps://doi.org/10.3850/9783981537079_0385openalex-snapshot
Design and Evaluation of Reliability-oriented Task Re-Mapping in MPSoCs using Time-Series Analysis of Intermittent Faults
Editorial review for independent work. ICSAC — the Institute for Complexity
Science and Advanced Computing — runs a structured editorial panel for researchers
publishing outside journals, and publishes on CiteStamp rails. Submission is free
and goes through ORCID: icsacinstitute.org/submit.