On the public citation graph
Contech
0 signed · 61 inferred · view as graph
Inferred edges come from two machine sources: sweeps of open repository metadata (mostly SSRN and Zenodo), and a bulk OpenAlex citation snapshot. Every row below is labelled with the one it came from. Neither is a complete citation index — absence here is not evidence of absence.
Is this your work? Sign in with ORCID and put your name on the
claims that are yours.
Reference health. See whether every reference in this work resolves to a
known work and none has been retracted — and get a dated CiteStamped
badge you can embed.
What this work says
Outgoing claims: the papers this work cites, builds on, or argues with.
inferredcites →https://doi.org/10.1002/spe.4380201205openalex-snapshot
Abstract execution: A technique for efficiently tracing programs
inferredcites →https://doi.org/10.1007/3-540-45574-4_14openalex-snapshot
Compiler Synthesis of Task Graphs for Parallel Program Performance Prediction
inferredcites →https://doi.org/10.1007/3-540-57659-2_36openalex-snapshot
Parallel Program Graphs and their classification
inferredcites →https://doi.org/10.1109/ipdps.2010.5470403openalex-snapshot
Executing task graphs using work-stealing
inferredcites →https://doi.org/10.1109/isca.2008.26openalex-snapshot
Rerun: Exploiting Episodes for Lightweight Memory Race Recording
inferredcites →https://doi.org/10.1109/ispass.2011.5762718openalex-snapshot
Trace-driven simulation of multithreaded applications
inferredcites →https://doi.org/10.1109/mc.2010.60openalex-snapshot
Analyzing Parallel Programs with Pin
inferredcites →https://doi.org/10.1109/micro.1992openalex-snapshot
[1992] Proceedings the 25th Annual International Symposium on Microarchitecture MICRO 25
inferredcites →https://doi.org/10.1109/micro.2010.13openalex-snapshot
Task Superscalar: An Out-of-Order Task Pipeline
inferredcites →https://doi.org/10.1109/sc.companion.2012.101openalex-snapshot
A Static Binary Instrumentation Threading Model for Fast Memory Trace Collection
inferredcites →https://doi.org/10.1145/1275937.1275943openalex-snapshot
Unified control flow and data dependence traces
inferredcites →https://doi.org/10.1145/144965.145791openalex-snapshot
Microarchitecture support for dynamic scheduling of acyclic task graphs
inferredcites →https://doi.org/10.1145/1504176.1504181openalex-snapshot
How much parallelism is there in irregular applications?
inferredcites →https://doi.org/10.1145/1639949.1640101openalex-snapshot
A concurrent dynamic analysis framework for multicore hardware
inferredcites →https://doi.org/10.1145/1640089.1640101openalex-snapshot
A concurrent dynamic analysis framework for multicore hardware
inferredcites →https://doi.org/10.1145/167088.167196openalex-snapshot
Space-efficient scheduling of multithreaded computations
inferredcites →https://doi.org/10.1145/1791194.1791202openalex-snapshot
Improving instrumentation speed via buffering
inferredcites →https://doi.org/10.1145/1810479.1810509openalex-snapshot
The Cilkview scalability analyzer
inferredcites →https://doi.org/10.1145/2043556.2043588openalex-snapshot
Efficient deterministic multithreading through schedule relaxation
inferredcites →https://doi.org/10.1145/2155620.2155628openalex-snapshot
Dataflow execution of sequential imperative programs on multicore architectures
inferredcites →https://doi.org/10.1145/2486159.2486175openalex-snapshot
Locality-aware task management for unstructured parallelism
inferredcites →https://doi.org/10.1145/2541228.2555316openalex-snapshot
Analysis of dependence tracking algorithms for task dataflow execution
inferredcites →https://doi.org/10.1145/255129.255188openalex-snapshot
Clustering task graphs for message passing architectures
inferredcites →https://doi.org/10.1145/258492.258494openalex-snapshot
Space-efficient scheduling of parallelism with synchronization variables
inferredcites →https://doi.org/10.1145/2594291.2594292openalex-snapshot
Adaptive, efficient, parallel execution of parallel programs
inferredcites →https://doi.org/10.1145/2656045.2656062openalex-snapshot
On the existence of probe effect in multi-threaded embedded programs
inferredcites →https://doi.org/10.1145/74587.74592openalex-snapshot
Task interaction graphs for concurrency analysis
inferredcites →https://doi.org/10.1145/76263openalex-snapshot
Proceedings of the 1989 ACM/IEEE conference on Supercomputing - Supercomputing '89
inferredcites →https://doi.org/10.1145/77726.255188openalex-snapshot
Clustering task graphs for message passing architectures
inferredcites →https://doi.org/10.1145/781498.781530openalex-snapshot
Compactly representing parallel program executions
inferredcites →https://doi.org/10.1145/800046openalex-snapshot
Proceedings of the 10th annual international symposium on Computer architecture - ISCA '83
inferredcites →https://doi.org/10.1145/966785.966788openalex-snapshot
Parallel program performance prediction using deterministic task graph analysis
inferredcites →https://doi.org/10.5555/147877.148113openalex-snapshot
Using random task graphs to investigate the potential benefits of heterogeneity in parallel systems
What points at this work
Incoming claims: where this work appears in other papers’ reference lists and arguments.
inferred← citeshttps://doi.org/10.1007/978-981-15-7511-2_65openalex-snapshot
Automatic Optimization and Allocation of Data Using Q-Learning Technique
inferred← citeshttps://doi.org/10.1007/s11277-017-5061-yopenalex-snapshot
Energy-Aware and Reliability-Aware Mapping for NoC-Based Architectures
inferred← citeshttps://doi.org/10.1016/j.asoc.2020.106927openalex-snapshot
A comparison of different metaheuristics for the quadratic assignment problem in accelerated systems
inferred← citeshttps://doi.org/10.1016/j.parco.2018.10.006openalex-snapshot
A high-level model for exploring multi-core architectures
inferred← citeshttps://doi.org/10.1109/access.2019.2911653openalex-snapshot
Fine-Grained Communication-Aware Task Scheduling Approach for Acyclic and Cyclic Applications on MPSoCs
inferred← citeshttps://doi.org/10.1109/iccad.2017.8203781openalex-snapshot
A load balancing inspired optimization framework for exascale multicore systems: A complex networks approach
inferred← citeshttps://doi.org/10.1109/iscas45731.2020.9180687openalex-snapshot
S4oC: A Self-Optimizing, Self-Adapting Secure System-on-Chip Design Framework to Tackle Unknown Threats — A Network Theoretic, Learning Approach
inferred← citeshttps://doi.org/10.1109/ispass.2018.00030openalex-snapshot
Towards Cross-Framework Workload Analysis via Flexible Event-Driven Interfaces
inferred← citeshttps://doi.org/10.1109/tvlsi.2019.2897650openalex-snapshot
Self-Optimizing and Self-Programming Computing Systems: A Combined Compiler, Complex Networks, and Machine Learning Approach
inferred← citeshttps://doi.org/10.1145/2968456.2968471openalex-snapshot
Scalable and realistic benchmark synthesis for efficient NoC performance evaluation
inferred← citeshttps://doi.org/10.1145/3178442.3178446openalex-snapshot
Fast and Accurate Performance Analysis of Synchronization
inferred← citeshttps://doi.org/10.1145/3605507.3610626openalex-snapshot
CADSS: Computer Architecture Design Simulator for Students
inferred← citeshttps://doi.org/10.23919/date.2018.8342229openalex-snapshot
Prometheus: Processing-in-memory heterogeneous architecture design from a multi-layer network theoretic strategy
inferred← citeshttps://doi.org/10.48550/arxiv.2004.02109openalex-snapshot
S4oC: A Self-optimizing, Self-adapting Secure System-on-Chip Design Framework to Tackle Unknown Threats -- A Network Theoretic, Learning Approach
showing the first 14 of 15 · page through all 15
Editorial review for independent work. ICSAC — the Institute for Complexity
Science and Advanced Computing — runs a structured editorial panel for researchers
publishing outside journals, and publishes on CiteStamp rails. Submission is free
and goes through ORCID: icsacinstitute.org/submit.