On the public citation graph
Exploiting Sequential and Temporal Localities to Improve Performance of NAND Flash-Based SSDs
0 signed · 34 inferred · view as graph
Inferred edges come from two machine sources: sweeps of open repository metadata (mostly SSRN and Zenodo), and a bulk OpenAlex citation snapshot. Every row below is labelled with the one it came from. Neither is a complete citation index — absence here is not evidence of absence.
Is this your work? Sign in with ORCID and put your name on the
claims that are yours.
Reference health. See whether every reference in this work resolves to a
known work and none has been retracted — and get a dated CiteStamped
badge you can embed.
What this work says
Outgoing claims: the papers this work cites, builds on, or argues with.
inferredcites →https://doi.org/10.1007/978-3-642-16256-5_4openalex-snapshot
Crash Recovery in FAST FTL
inferredcites →https://doi.org/10.1016/s0164-1212(99)00059-xopenalex-snapshot
Cleaning policies in mobile computers using flash memory
inferredcites →https://doi.org/10.1109/cmpsac.1999.812717openalex-snapshot
A new flash memory management for flash storage system
inferredcites →https://doi.org/10.1109/iccse.2012.68openalex-snapshot
MNK: Configurable Hybrid Flash Translation Layer for Multi-Channel SSD
inferredcites →https://doi.org/10.1109/icsec.2014.6978234openalex-snapshot
SCFTL: An efficient caching strategy for page-level flash translation layer
inferredcites →https://doi.org/10.1109/jssc.2010.2040230openalex-snapshot
A 4.3 GB/s Mobile Memory Interface With Power-Efficient Bandwidth Scaling
inferredcites →https://doi.org/10.1109/mc.2006.22openalex-snapshot
Improved flash memory grows in popularity
inferredcites →https://doi.org/10.1109/msst.2011.5937215openalex-snapshot
S-FTL: An efficient address translation for flash memory by exploiting spatial locality
inferredcites →https://doi.org/10.1109/pccc.2012.6407747openalex-snapshot
CAST: A page-level FTL with compact address mapping and parallel data blocks
inferredcites →https://doi.org/10.1109/snapi.2010.9openalex-snapshot
FASTer FTL for Enterprise-Class Flash Memory SSDs
inferredcites →https://doi.org/10.1109/tc.2010.14openalex-snapshot
A Hybrid Approach to NAND-Flash-Based Solid-State Disks
inferredcites →https://doi.org/10.1109/tc.2012.281openalex-snapshot
An Adaptive Idle-Time Exploiting Method for Low Latency NAND Flash-Based Storage Devices
inferredcites →https://doi.org/10.1109/tce.2002.1010143openalex-snapshot
A space-efficient flash translation layer for CompactFlash systems
inferredcites →https://doi.org/10.1109/tce.2009.5278005openalex-snapshot
Design and analysis of flash translation layers for multi-channel NAND flash-based storage devices
inferredcites →https://doi.org/10.1145/1176887.1176911openalex-snapshot
A superblock-based flash translation layer for NAND flash memory
inferredcites →https://doi.org/10.1145/1243418.1243429openalex-snapshot
A design for high-performance flash disks
inferredcites →https://doi.org/10.1145/1244002.1244248openalex-snapshot
On efficient wear leveling for large-scale flash-memory storage systems
inferredcites →https://doi.org/10.1145/1275986.1275990openalex-snapshot
A log buffer-based flash translation layer using fully-associative sector translation
inferredcites →https://doi.org/10.5555/2591272.2591300openalex-snapshot
Understanding the robustness of SSDS under power fault
What points at this work
Incoming claims: where this work appears in other papers’ reference lists and arguments.
inferred← citeshttps://doi.org/10.1007/978-3-032-03281-2_9openalex-snapshot
ZTL: Enabling Zoned Namespace Support for File Systems
inferred← citeshttps://doi.org/10.1016/j.sysarc.2026.103757openalex-snapshot
ZTL: A block layer ZNS driver
inferred← citeshttps://doi.org/10.1109/itnec.2019.8729164openalex-snapshot
A Novel Independent Channel Addressing Flash Translation Layer Scheme
inferred← citeshttps://doi.org/10.1109/jproc.2017.2679490openalex-snapshot
Software Support Inside and Outside Solid-State Devices for High Performance and High Efficiency
inferred← citeshttps://doi.org/10.1109/tcad.2018.2808227openalex-snapshot
A Temperature-Aware Reliability Enhancement Strategy for 3-D Charge-Trap Flash Memory
inferred← citeshttps://doi.org/10.1109/tcad.2018.2821442openalex-snapshot
A Thermal-Aware Physical Space Reallocation for Open-Channel SSD With 3-D Flash Memory
inferred← citeshttps://doi.org/10.1109/tcad.2018.2878179openalex-snapshot
DCR: Deterministic Crash Recovery for NAND Flash Storage Systems
inferred← citeshttps://doi.org/10.1145/3087556.3087582openalex-snapshot
Concurrent Data Structures for Near-Memory Computing
inferred← citeshttps://doi.org/10.23919/date.2018.8342206openalex-snapshot
ShadowGC: Cooperative garbage collection with multi-level buffer for performance improvement in NAND flash-based SSDs
Editorial review for independent work. ICSAC — the Institute for Complexity
Science and Advanced Computing — runs a structured editorial panel for researchers
publishing outside journals, and publishes on CiteStamp rails. Submission is free
and goes through ORCID: icsacinstitute.org/submit.