On the public citation graph

Proceedings of the 27th International Conference on Parallel Architectures and Compilation Techniques

https://doi.org/10.1145/3243176
0 signed · 33 inferred · view as graph

Inferred edges come from two machine sources: sweeps of open repository metadata (mostly SSRN and Zenodo), and a bulk OpenAlex citation snapshot. Every row below is labelled with the one it came from. Neither is a complete citation index — absence here is not evidence of absence.

Is this your work? Sign in with ORCID and put your name on the claims that are yours.
Claim with ORCID
Reference health. See whether every reference in this work resolves to a known work and none has been retracted — and get a dated CiteStamped badge you can embed.
See reference health

What points at this work

Incoming claims: where this work appears in other papers’ reference lists and arguments.

inferred← citeshttps://doi.org/10.1007/978-3-540-45209-6_105openalex-snapshot
THROOM – Supporting POSIX Multithreaded Binaries on a Cluster
inferred← citeshttps://doi.org/10.1007/978-3-642-01203-7_1openalex-snapshot
Network-Aware Program-Counter-Based Disk Energy Management
inferred← citeshttps://doi.org/10.1007/978-3-642-32548-9_29openalex-snapshot
Improvements of Instruction Scheduling
inferred← citeshttps://doi.org/10.1007/978-94-017-7358-4_9-1openalex-snapshot
Architecture and Cross-Layer Design Space Exploration
inferred← citeshttps://doi.org/10.1007/978-981-19-9379-4_17openalex-snapshot
Adaptive Manta Ray Foraging Optimizer for Determining Optimal Thread Count on Many-core Architecture
inferred← citeshttps://doi.org/10.1007/s10766-014-0334-5openalex-snapshot
A Phase Behavior Aware Dynamic Cache Partitioning Scheme for CMPs
inferred← citeshttps://doi.org/10.1007/s11704-009-0022-6openalex-snapshot
Challenges and possible approaches: towards the petaflops computers
inferred← citeshttps://doi.org/10.1007/s11704-016-5468-8openalex-snapshot
Understanding co-run performance on CPU-GPU integrated processors: observations, insights, directions
inferred← citeshttps://doi.org/10.1007/s12652-025-04963-7openalex-snapshot
Building heating energy demand estimated by random forest model in individual and hybrid approaches
inferred← citeshttps://doi.org/10.1016/j.cose.2020.102115openalex-snapshot
Mind control attack: Undermining deep learning with GPU memory exploitation
inferred← citeshttps://doi.org/10.1016/j.egyai.2025.100518openalex-snapshot
A review of machine learning techniques for building electrical energy consumption prediction
inferred← citeshttps://doi.org/10.1016/j.future.2020.03.040openalex-snapshot
G-SEAP: Analyzing and characterizing soft-error aware approximation in GPGPUs
inferred← citeshttps://doi.org/10.1016/j.future.2022.01.025openalex-snapshot
Effect of Hyper-Threading in Latency-Critical Multithreaded Cloud Applications and Utilization Analysis of the Major System Resources
inferred← citeshttps://doi.org/10.1016/j.jpdc.2015.09.007openalex-snapshot
Combining performance and priority for scheduling resizable parallel applications
inferred← citeshttps://doi.org/10.1016/j.jpdc.2022.01.009openalex-snapshot
Adaptive scheduling of multiprogrammed dynamic-multithreading applications
inferred← citeshttps://doi.org/10.1016/j.jpdc.2024.104927openalex-snapshot
Optimizing CNN inference speed over big social data through efficient model parallelism for sustainable web of things
inferred← citeshttps://doi.org/10.1016/j.rser.2019.03.018openalex-snapshot
Overview of computational intelligence for building energy system design
inferred← citeshttps://doi.org/10.1016/j.softx.2025.102234openalex-snapshot
SDSL-Mobile: Enabling space-efficient data structures for mobile applications
inferred← citeshttps://doi.org/10.1145/2382553.2382557openalex-snapshot
Quantifying the Mismatch between Emerging Scale-Out Applications and Modern Processors
inferred← citeshttps://doi.org/10.1145/3412932.3412935openalex-snapshot
Counting immutable beans
inferred← citeshttps://doi.org/10.1145/3566053openalex-snapshot
SpecTerminator: Blocking Speculative Side Channels Based on Instruction Classes on RISC-V
inferred← citeshttps://doi.org/10.1145/3613424.3623790openalex-snapshot
HARP: Hardware-Based Pseudo-Tiling for Sparse Matrix Multiplication Accelerator
inferred← citeshttps://doi.org/10.11606/d.55.2019.tde-21082019-154821openalex-snapshot
Structural testing criteria for concurrent programs considering loop execution
inferred← citeshttps://doi.org/10.11606/t.3.2012.tde-16072013-113139openalex-snapshot
Metodologia dinâmica para avaliação da efetividade de otimização e exploração de localidade de valor.
inferred← citeshttps://doi.org/10.11606/t.3.2018.tde-14122018-074952openalex-snapshot
Ferramenta de programação e processamento para execução de aplicações com grandes quantidades de dados em ambientes distribuídos.
inferred← citeshttps://doi.org/10.11606/t.55.2016.tde-07072016-111124openalex-snapshot
Um método de otimização da relação desempenho/consumo de energia para arquiteturas multi-cores heterogêneas em FPGA
inferred← citeshttps://doi.org/10.11606/t.55.2019.tde-21082019-143417openalex-snapshot
Fast Code Exploration for Pipeline Processing in FPGA Accelerators
inferred← citeshttps://doi.org/10.1186/1687-3963-2012-6openalex-snapshot
Accurate energy characterization of OS services in embedded systems
inferred← citeshttps://doi.org/10.1186/s13174-014-0009-xopenalex-snapshot
Energy-aware resource allocation for multicores with per-core frequency scaling
inferred← citeshttps://doi.org/10.1360/n112016-00146openalex-snapshot
Identifying superword level parallelism with directed graph reachability}{Identifying superword level parallelism with directed graph reachability
inferred← citeshttps://doi.org/10.1371/journal.pone.0267602openalex-snapshot
On the choice of the best chunk size for the speculative execution of loops
inferred← citeshttps://doi.org/10.22184/1993-8578.2018.82.101.102openalex-snapshot
Analyzing Cache Performance of Elbrus Processors
inferred← citeshttps://doi.org/10.3390/jlpea8030028openalex-snapshot
Exploiting Read/Write Asymmetry to Achieve Opportunistic SRAM Voltage Switching in Dual-Supply Near-Threshold Processors
Editorial review for independent work. ICSAC — the Institute for Complexity Science and Advanced Computing — runs a structured editorial panel for researchers publishing outside journals, and publishes on CiteStamp rails. Submission is free and goes through ORCID: icsacinstitute.org/submit.