On the public citation graph

Quantifying the Information Leakage in Cache Attacks via Symbolic Execution

https://doi.org/10.1145/3288758
0 signed · 51 inferred · view as graph

Inferred edges come from two machine sources: sweeps of open repository metadata (mostly SSRN and Zenodo), and a bulk OpenAlex citation snapshot. Every row below is labelled with the one it came from. Neither is a complete citation index — absence here is not evidence of absence.

Is this your work? Sign in with ORCID and put your name on the claims that are yours.
Claim with ORCID
Reference health. See whether every reference in this work resolves to a known work and none has been retracted — and get a dated CiteStamped badge you can embed.
See reference health

What this work says

Outgoing claims: the papers this work cites, builds on, or argues with.

inferredcites →https://doi.org/10.1007/11935308_9openalex-snapshot
Trace-Driven Cache Attacks on AES (Short Paper)
inferredcites →https://doi.org/10.1007/978-3-319-57288-8_9openalex-snapshot
Model-Counting Approaches for Nonlinear Numerical Constraints
inferredcites →https://doi.org/10.1007/978-3-642-00596-1_21openalex-snapshot
On the Foundations of Quantitative Information Flow
inferredcites →https://doi.org/10.1007/978-3-642-10366-7_39openalex-snapshot
Cache-Timing Template Attacks
inferredcites →https://doi.org/10.1007/978-3-642-31424-7_40openalex-snapshot
Automatic Quantification of Cache Side-Channels
inferredcites →https://doi.org/10.1007/978-3-642-40203-6_40openalex-snapshot
Eliminating Cache-Based Timing Attacks with Instruction-Based Scheduling
inferredcites →https://doi.org/10.1007/978-3-662-54580-5_3openalex-snapshot
Directed Automated Memory Performance Testing
inferredcites →https://doi.org/10.1007/s00145-009-9049-yopenalex-snapshot
Efficient Cache Attacks on AES, and Countermeasures
inferredcites →https://doi.org/10.1007/s00145-021-09394-zopenalex-snapshot
A Formal Analysis of Prefetching in Profiled Cache-Timing Attacks on Block Ciphers
inferredcites →https://doi.org/10.1007/s11241-013-9178-0openalex-snapshot
Scalable and precise refinement of cache timing analysis via path-sensitive verification
inferredcites →https://doi.org/10.1007/s13389-016-0141-6openalex-snapshot
A survey of microarchitectural timing attacks and countermeasures on contemporary hardware
inferredcites →https://doi.org/10.1007/s13389-017-0152-yopenalex-snapshot
CacheBleed: a timing attack on OpenSSL constant-time RSA
inferredcites →https://doi.org/10.1023/a:1008141130870openalex-snapshot
Fast and Precise WCET Prediction by Separated Cache and Path Analyses
inferredcites →https://doi.org/10.1109/2.982917openalex-snapshot
SimpleScalar: an infrastructure for computer system modeling
inferredcites →https://doi.org/10.1109/csf.2016.34openalex-snapshot
Multi-run Side-Channel Analysis Using Symbolic Execution and Max-SMT
inferredcites →https://doi.org/10.1109/icstw.2017.16openalex-snapshot
Testing Cache Side-Channel Leakage
inferredcites →https://doi.org/10.1109/msp.2004.9openalex-snapshot
USENIX Security Symposium
inferredcites →https://doi.org/10.1109/sp.2011.22openalex-snapshot
Cache Games -- Bringing Access-Based Cache Attacks on AES to Practice
inferredcites →https://doi.org/10.1109/sp.2015.43openalex-snapshot
Last-Level Cache Side-Channel Attacks are Practical
inferredcites →https://doi.org/10.1109/sp.2016.11openalex-snapshot
Cache Storage Channels: Alias-Driven Attacks and Verified Countermeasures
inferredcites →https://doi.org/10.1145/1064978.1065036openalex-snapshot
DART
inferredcites →https://doi.org/10.1145/1065010.1065036openalex-snapshot
DART
inferredcites →https://doi.org/10.1145/1250662.1250723openalex-snapshot
New cache designs for thwarting software cache-based side channel attacks
inferredcites →https://doi.org/10.1145/1315245.1315282openalex-snapshot
An information-theoretic model for adaptive side-channel attacks
inferredcites →https://doi.org/10.1145/1346281.1346322openalex-snapshot
Better bug reporting with better privacy
inferredcites →https://doi.org/10.1145/1353536.1346322openalex-snapshot
Better bug reporting with better privacy
inferredcites →https://doi.org/10.1145/2166956.2166957openalex-snapshot
Calculating bounds on information leakage using two-bit patterns
inferredcites →https://doi.org/10.1145/2366231.2337172openalex-snapshot
Side-channel vulnerability factor
inferredcites →https://doi.org/10.1145/2660267.2660283openalex-snapshot
System-level Non-interference for Constant-time Cryptography
inferredcites →https://doi.org/10.1145/2756550openalex-snapshot
CacheAudit
inferredcites →https://doi.org/10.1145/2993600.2993607openalex-snapshot
Short Paper: Dynamic leakage
inferredcites →https://doi.org/10.1145/3127041.3127044openalex-snapshot
Quantifying the information leak in cache attacks via symbolic execution
inferredcites →https://doi.org/10.14722/ndss.2015.23264openalex-snapshot
Thwarting Cache Side-Channel Attacks Through Dynamic Software Diversity
inferredcites →https://doi.org/10.5281/zenodo.55454openalex-snapshot
Cache Template Attacks: Automating Attacks On Inclusive Last-Level Caches
inferredcites →https://doi.org/10.5281/zenodo.59889openalex-snapshot
Armageddon: Cache Attacks On Mobile Devices

What points at this work

Incoming claims: where this work appears in other papers’ reference lists and arguments.

inferred← citeshttps://doi.org/10.1007/978-3-031-77382-2_7openalex-snapshot
Symbolic Execution for Precise Information Flow Analysis of Timed Concurrent Systems
inferred← citeshttps://doi.org/10.1007/s10817-020-09548-xopenalex-snapshot
System-Level Non-interference of Constant-Time Cryptography. Part II: Verified Static Analysis and Stealth Memory
inferred← citeshttps://doi.org/10.1016/j.sysarc.2022.102518openalex-snapshot
Symbolic identification of shared memory based bank conflicts for GPUs
inferred← citeshttps://doi.org/10.1016/j.sysarc.2022.102592openalex-snapshot
DETON: DEfeating hardware Trojan horses in microprocessors through software ObfuscatioN
inferred← citeshttps://doi.org/10.1109/cgo51591.2021.9370305openalex-snapshot
Memory-Safe Elimination of Side Channels
inferred← citeshttps://doi.org/10.1109/ddecs52668.2021.9417071openalex-snapshot
CLD: An Accurate, Cost-Effective and Scalable Run-Time Cache Leakage Detector
inferred← citeshttps://doi.org/10.1109/dsn58291.2024.00033openalex-snapshot
ZipChannel: Cache Side-Channel Vulnerabilities in Compression Algorithms
inferred← citeshttps://doi.org/10.1109/memocode57689.2022.9954595openalex-snapshot
ORIGAMI: Folding Data Structures to Reduce Timing Side-Channel Leakage
inferred← citeshttps://doi.org/10.1109/rtas.2019.00017openalex-snapshot
On the Pitfalls and Vulnerabilities of Schedule Randomization Against Schedule-Based Attacks
inferred← citeshttps://doi.org/10.1109/tse.2020.3008852openalex-snapshot
Formal Verification of Masking Countermeasures for Arithmetic Programs
inferred← citeshttps://doi.org/10.1145/3428015openalex-snapshot
A Hybrid Approach to Formal Verification of Higher-Order Masked Arithmetic Programs
inferred← citeshttps://doi.org/10.1145/3485518openalex-snapshot
Interpretable noninterference measurement and its application to processor designs
inferred← citeshttps://doi.org/10.1145/3579371.3589073openalex-snapshot
Metior: A Comprehensive Model to Evaluate Obfuscating Side-Channel Defense Schemes
inferred← citeshttps://doi.org/10.1145/3582016.3582033openalex-snapshot
Untangle: A Principled Framework to Design Low-Leakage, High-Performance Dynamic Partitioning Schemes
inferred← citeshttps://doi.org/10.3384/9789179294885openalex-snapshot
Performance and Security Analysis for GPU-Based Applications
inferred← citeshttps://doi.org/10.70675/ef10712czafd9z4eb1z9775z7f245f8b6bd5openalex-snapshot
Timing attacks : modelization and protections
Editorial review for independent work. ICSAC — the Institute for Complexity Science and Advanced Computing — runs a structured editorial panel for researchers publishing outside journals, and publishes on CiteStamp rails. Submission is free and goes through ORCID: icsacinstitute.org/submit.