On the public citation graph

Proceedings of the 52nd Annual IEEE/ACM International Symposium on Microarchitecture

https://doi.org/10.1145/3352460
0 signed · 97 inferred · view as graph

Inferred edges come from two machine sources: sweeps of open repository metadata (mostly SSRN and Zenodo), and a bulk OpenAlex citation snapshot. Every row below is labelled with the one it came from. Neither is a complete citation index — absence here is not evidence of absence.

Is this your work? Sign in with ORCID and put your name on the claims that are yours.
Claim with ORCID
Reference health. See whether every reference in this work resolves to a known work and none has been retracted — and get a dated CiteStamped badge you can embed.
See reference health

What points at this work

Incoming claims: where this work appears in other papers’ reference lists and arguments.

inferred← citeshttps://doi.org/10.1007/978-3-031-19568-6_8openalex-snapshot
Efficient Deep Learning Using Non-volatile Memory Technology in GPU Architectures
inferred← citeshttps://doi.org/10.1007/978-3-319-89914-5_12openalex-snapshot
Multimodal Systems, Experiences, and Communications: A Review Toward the Tactile Internet Vision
inferred← citeshttps://doi.org/10.1007/978-3-319-99322-5_19openalex-snapshot
Approximate CPU and GPU Design Using Emerging Memory Technologies
inferred← citeshttps://doi.org/10.1007/s11227-012-0828-0openalex-snapshot
Accelerating thread-intensive and explicit memory management programs with dynamic partial reconfiguration
inferred← citeshttps://doi.org/10.1007/s11227-024-05938-9openalex-snapshot
RL-CoPref: a reinforcement learning-based coordinated prefetching controller for multiple prefetchers
inferred← citeshttps://doi.org/10.1007/s11432-021-3234-0openalex-snapshot
Energy-efficient computing-in-memory architecture for AI processor: device, circuit, architecture perspective
inferred← citeshttps://doi.org/10.1016/j.comnet.2023.109759openalex-snapshot
CNNParted: An open source framework for efficient Convolutional Neural Network inference partitioning in embedded systems
inferred← citeshttps://doi.org/10.1016/j.cose.2023.103415openalex-snapshot
Basic secure services for standard RISC-V architectures
inferred← citeshttps://doi.org/10.1016/j.csbj.2022.08.019openalex-snapshot
From molecules to genomic variations: Accelerating genome analysis via intelligent algorithms and architectures
inferred← citeshttps://doi.org/10.1016/j.drudis.2021.10.005openalex-snapshot
Using computers to ESKAPE the antibiotic resistance crisis
inferred← citeshttps://doi.org/10.1016/j.finel.2022.103904openalex-snapshot
A finite-element-informed neural network for parametric simulation in structural mechanics
inferred← citeshttps://doi.org/10.1016/j.fmre.2023.10.020openalex-snapshot
The Big Chip: Challenge, model and architecture
inferred← citeshttps://doi.org/10.1016/j.future.2021.06.005openalex-snapshot
Benchmarking parallelism in FaaS platforms
inferred← citeshttps://doi.org/10.1016/j.future.2022.10.030openalex-snapshot
Near-optimal multi-accelerator architectures for predictive maintenance at the edge
inferred← citeshttps://doi.org/10.1016/j.future.2023.03.041openalex-snapshot
Dynamic GPU power capping with online performance tracing for energy efficient GPU computing using DEPO tool
inferred← citeshttps://doi.org/10.1016/j.future.2024.03.050openalex-snapshot
GenArchBench: A genomics benchmark suite for arm HPC processors
inferred← citeshttps://doi.org/10.1016/j.future.2025.108048openalex-snapshot
ACOPT: Adaptive continuity-aware address translation for performance optimization of MCM-GPU architectures
inferred← citeshttps://doi.org/10.1016/j.future.2025.108123openalex-snapshot
Towards an efficient dataflow-flexible accelerator by finding optimal dataflows of DNNs
inferred← citeshttps://doi.org/10.1016/j.isci.2023.108371openalex-snapshot
Flash-based content addressable memory with L2 distance for memory-augmented neural network
inferred← citeshttps://doi.org/10.1016/j.jksuci.2020.10.004openalex-snapshot
Optimization and acceleration of convolutional neural networks: A survey
inferred← citeshttps://doi.org/10.1016/j.jpdc.2022.11.004openalex-snapshot
PTTS: Power-aware tensor cores using two-sided sparsity
inferred← citeshttps://doi.org/10.1016/j.jpdc.2022.12.004openalex-snapshot
Deep learning based data prefetching in CPU-GPU unified virtual memory
inferred← citeshttps://doi.org/10.1016/j.jpdc.2023.01.004openalex-snapshot
Programming parallel dense matrix factorizations and inversion for new-generation NUMA architectures
inferred← citeshttps://doi.org/10.1016/j.jpdc.2023.104832openalex-snapshot
Starlight: A kernel optimizer for GPU processing
inferred← citeshttps://doi.org/10.1016/j.jpdc.2024.104941openalex-snapshot
SpChar: Characterizing the sparse puzzle via decision trees
inferred← citeshttps://doi.org/10.1016/j.measen.2025.101859openalex-snapshot
Reliability analysis of algorithms on a desk Quantum Computer
inferred← citeshttps://doi.org/10.1016/j.mejo.2023.106024openalex-snapshot
R/B-SecArch: A strong isolated SoC architecture based on red/black concept for secure and efficient cryptographic services
inferred← citeshttps://doi.org/10.1016/j.micpro.2022.104471openalex-snapshot
A traffic-aware memory-cube network using bypassing
inferred← citeshttps://doi.org/10.1016/j.micpro.2022.104544openalex-snapshot
Hybrid fuzzy-based Deep Remora Reinforcement Learning Based Task Scheduling in Heterogeneous Multicore-processor
inferred← citeshttps://doi.org/10.1016/j.micpro.2022.104707openalex-snapshot
NDP-RANK: Prediction and ranking of NDP systems performance using machine learning
inferred← citeshttps://doi.org/10.1016/j.micpro.2025.105146openalex-snapshot
A review on hardware accelerators for convolutional neural network-based inference engines: Strategies for performance and energy-efficiency enhancement
inferred← citeshttps://doi.org/10.1016/j.microrel.2024.115467openalex-snapshot
Revisiting row hammer: A deep dive into understanding and resolving the issue
inferred← citeshttps://doi.org/10.1016/j.neucom.2021.05.070openalex-snapshot
DDQN-TS: A novel bi-objective intelligent scheduling algorithm in the cloud environment
inferred← citeshttps://doi.org/10.1016/j.neucom.2021.11.018openalex-snapshot
Data multiplexed and hardware reused architecture for deep neural network accelerator
inferred← citeshttps://doi.org/10.1016/j.neucom.2023.02.032openalex-snapshot
Software-hardware co-design for accelerating large-scale graph convolutional network inference on FPGA
inferred← citeshttps://doi.org/10.1016/j.neunet.2021.12.003openalex-snapshot
Feature Correlation-Steered Capsule Network for object detection
inferred← citeshttps://doi.org/10.1016/j.neunet.2024.106419openalex-snapshot
On energy complexity of fully-connected layers
inferred← citeshttps://doi.org/10.1016/j.parco.2025.103149openalex-snapshot
Enable cross-iteration parallelism for PIM-based graph processing with vertex-level synchronization
inferred← citeshttps://doi.org/10.1016/j.patrec.2024.11.016openalex-snapshot
An asymmetric heuristic for trained ternary quantization based on the statistics of the weights: An application to medical signal classification
inferred← citeshttps://doi.org/10.1016/j.softx.2025.102402openalex-snapshot
QCRAFT AutoScheduler: A library for maximizing qubit utilization on QPUs through quantum circuit multiprogramming
inferred← citeshttps://doi.org/10.1016/j.suscom.2023.100865openalex-snapshot
Dynamic power budget redistribution under a power cap on multi-application environments
inferred← citeshttps://doi.org/10.1016/j.sysarc.2022.102561openalex-snapshot
A survey on hardware accelerators: Taxonomy, trends, challenges, and perspectives
inferred← citeshttps://doi.org/10.1016/j.sysarc.2024.103079openalex-snapshot
HiEval: A scheduling performance estimation approach for spatial accelerators via hierarchical abstraction
inferred← citeshttps://doi.org/10.1016/j.sysarc.2024.103213openalex-snapshot
LACT: Liveness-Aware Checkpointing to reduce checkpoint overheads in intermittent systems
inferred← citeshttps://doi.org/10.1016/j.sysarc.2025.103546openalex-snapshot
Bit-level compiler optimization for ultra low-power embedded systems
inferred← citeshttps://doi.org/10.1016/j.tbench.2023.100090openalex-snapshot
Performance characterization and optimization of pruning patterns for sparse DNN inference
inferred← citeshttps://doi.org/10.1016/j.tcs.2024.114762openalex-snapshot
Defending hash tables from algorithmic complexity attacks with resource burning
inferred← citeshttps://doi.org/10.1016/j.vlsi.2022.09.016openalex-snapshot
Plug N’ PIM: An integration strategy for Processing-in-Memory accelerators
inferred← citeshttps://doi.org/10.1016/j.vlsi.2023.102056openalex-snapshot
Unified chip hardware architecture of KD-tree mean-based trainer and speeding-up classifier with repeat-point searching for various applications
inferred← citeshttps://doi.org/10.1038/s41467-022-33629-7openalex-snapshot
Experimentally validated memristive memory augmented neural network with efficient hashing and similarity search
inferred← citeshttps://doi.org/10.1103/physreva.105.062404openalex-snapshot
Measurement error mitigation in quantum computers through classical bit-flip correction
inferred← citeshttps://doi.org/10.1103/physreva.107.042621openalex-snapshot
Improving the number of T gates and their spread in integer multipliers on quantum computing
inferred← citeshttps://doi.org/10.1103/physreva.108.022610openalex-snapshot
Optimizing quantum algorithms on bipotent architectures
inferred← citeshttps://doi.org/10.1103/physrevresearch.6.023042openalex-snapshot
Splitting and parallelizing of quantum convolutional neural networks for learning translationally symmetric data
inferred← citeshttps://doi.org/10.1103/physrevresearch.7.023240openalex-snapshot
Quantifying the impact of precision errors on quantum approximate optimization algorithms
inferred← citeshttps://doi.org/10.1109/mssc.2022.3207334openalex-snapshot
Women in Circuits [Guest Editorial]
inferred← citeshttps://doi.org/10.1109/tdsc.2023.3313934openalex-snapshot
A Systematic Methodology to Compute the Quantum Vulnerability Factors for Quantum Circuits
inferred← citeshttps://doi.org/10.1109/vlsitsa60681.2024.10546451openalex-snapshot
Enhancing Solver Robustness through Constraint Tightening for DNN Compilation
inferred← citeshttps://doi.org/10.1117/12.3026663openalex-snapshot
EGCR: an enhanced graph neural network for cache replacement
inferred← citeshttps://doi.org/10.1117/12.3032005openalex-snapshot
Isolate cache shield: defending cache attacks via cache set isolation
inferred← citeshttps://doi.org/10.1145/3458817.3476182openalex-snapshot
Efficient tensor core-based GPU kernels for structured sparsity under reduced precision
inferred← citeshttps://doi.org/10.1145/3458817.3480854openalex-snapshot
LCCG
inferred← citeshttps://doi.org/10.1145/3495243.3560528openalex-snapshot
NeuLens
inferred← citeshttps://doi.org/10.1145/3503222.3507728openalex-snapshot
A one-for-all and o ( v log( v ))-cost solution for parallel merge style operations on sorted key-value arrays
inferred← citeshttps://doi.org/10.1145/3550488openalex-snapshot
QASMBench: A Low-Level Quantum Benchmark Suite for NISQ Evaluation and Simulation
inferred← citeshttps://doi.org/10.1145/3566053openalex-snapshot
SpecTerminator: Blocking Speculative Side Channels Based on Instruction Classes on RISC-V
inferred← citeshttps://doi.org/10.1145/3578360.3580254openalex-snapshot
A Multi-threaded Fast Hardware Compiler for HDLs
inferred← citeshttps://doi.org/10.1145/3579170.3579256openalex-snapshot
Faster Functional Warming with Cache Merging
inferred← citeshttps://doi.org/10.1145/3579371.3589064openalex-snapshot
CAMJ: Enabling System-Level Energy Modeling and Architectural Exploration for In-Sensor Visual Computing
inferred← citeshttps://doi.org/10.1145/3579371.3589076openalex-snapshot
ImaGen: A General Framework for Generating Memory- and Power-Efficient Image Processing Accelerators
inferred← citeshttps://doi.org/10.1145/3579371.3589096openalex-snapshot
Decoupled SSD: Rethinking SSD Architecture through Network-based Flash Controllers
inferred← citeshttps://doi.org/10.1145/3579371.3589098openalex-snapshot
Write-Light Cache for Energy Harvesting Systems
inferred← citeshttps://doi.org/10.1145/3582016.3582046openalex-snapshot
Occamy: Elastically Sharing a SIMD Co-processor across Multiple CPU Cores
inferred← citeshttps://doi.org/10.1145/3582016.3582069openalex-snapshot
Flexagon: A Multi-dataflow Sparse-Sparse Matrix Multiplication Accelerator for Efficient DNN Processing
inferred← citeshttps://doi.org/10.1145/3610396.3618088openalex-snapshot
ASDR
inferred← citeshttps://doi.org/10.1145/3613424.3614283openalex-snapshot
Pipestitch: An energy-minimal dataflow architecture with lightweight threads
inferred← citeshttps://doi.org/10.1145/3613424.3614293openalex-snapshot
Accelerating Extra Dimensional Page Walks for Confidential Computing
inferred← citeshttps://doi.org/10.1145/3613424.3623772openalex-snapshot
Persistent Processor Architecture
inferred← citeshttps://doi.org/10.1145/3613424.3623778openalex-snapshot
Affinity Alloc: Taming Not-So Near-Data Computing
inferred← citeshttps://doi.org/10.1145/3613424.3623780openalex-snapshot
Micro-Armed Bandit: Lightweight & Reusable Reinforcement Learning for Microarchitecture Decision-Making
inferred← citeshttps://doi.org/10.1145/3634737.3637655openalex-snapshot
DMTI: Accelerating Memory Error Detection in Precompiled C/C++ Binaries with ARM Memory Tagging Extension
inferred← citeshttps://doi.org/10.1145/3640537.3641566openalex-snapshot
YFlows: Systematic Dataflow Exploration and Code Generation for Efficient Neural Network Inference using SIMD Architectures on CPUs
inferred← citeshttps://doi.org/10.1145/3646550openalex-snapshot
SLAP: Segmented Reuse-Time-Label Based Admission Policy for Content Delivery Network Caching
inferred← citeshttps://doi.org/10.1145/3658617.3697542openalex-snapshot
MACO: A HW-Mapping Co-optimization Framework for DNN Accelerators
inferred← citeshttps://doi.org/10.1145/3676536.3676654openalex-snapshot
Hybrid Power Failure Recovery for Intermittent Computing
inferred← citeshttps://doi.org/10.1145/3676641.3716021openalex-snapshot
StreamGrid: Streaming Point Cloud Analytics via Compulsory Splitting and Deterministic Termination
inferred← citeshttps://doi.org/10.1145/3676641.3716268openalex-snapshot
Pirate: No Compromise Low-Bandwidth VR Streaming for Edge Devices
inferred← citeshttps://doi.org/10.1145/3676642.3736115openalex-snapshot
DejaVuzz: Disclosing Transient Execution Bugs with Dynamic Swappable Memory and Differential Information Flow Tracking Assisted Processor Fuzzing
inferred← citeshttps://doi.org/10.1145/3703356openalex-snapshot
Characterizing and Understanding HGNN Training on GPUs
inferred← citeshttps://doi.org/10.1145/3708543openalex-snapshot
Steered Bubble: An Interposer-based Deadlock Recovery Algorithm for Multi-chiplet Systems
inferred← citeshttps://doi.org/10.1145/3711845openalex-snapshot
HEANA : A Hybrid Time-Amplitude Analog Optical Accelerator with Flexible Dataflows for Energy-Efficient CNN Inference
inferred← citeshttps://doi.org/10.1145/3719654openalex-snapshot
Shift-CIM: In-SRAM Alignment To Support General-Purpose Bit-level Sparsity Exploration in SRAM Multiplication
inferred← citeshttps://doi.org/10.1145/3734218openalex-snapshot
A Survey of Side-Channel Attacks on Branch Prediction Units
inferred← citeshttps://doi.org/10.1145/3743678openalex-snapshot
Comprehensive Kernel Safety in the Spectre Era: Mitigations and Performance Evaluation
inferred← citeshttps://doi.org/10.1145/3768622openalex-snapshot
Real-time, Work-conserving GPU Scheduling for Concurrent DNN Inference
inferred← citeshttps://doi.org/10.21203/rs.3.rs-3994387/v1openalex-snapshot
PIM-GPT: A Hybrid Process-in-Memory Accelerator for Autoregressive Transformers
inferred← citeshttps://doi.org/10.22323/1.430.0228openalex-snapshot
Review on Quantum Computing for Lattice Field Theory
Editorial review for independent work. ICSAC — the Institute for Complexity Science and Advanced Computing — runs a structured editorial panel for researchers publishing outside journals, and publishes on CiteStamp rails. Submission is free and goes through ORCID: icsacinstitute.org/submit.