On the public citation graph

Proceedings of the 59th ACM/IEEE Design Automation Conference

https://doi.org/10.1145/3489517
0 signed · 125 inferred · view as graph

Inferred edges come from two machine sources: sweeps of open repository metadata (mostly SSRN and Zenodo), and a bulk OpenAlex citation snapshot. Every row below is labelled with the one it came from. Neither is a complete citation index — absence here is not evidence of absence.

Is this your work? Sign in with ORCID and put your name on the claims that are yours.
Claim with ORCID
Reference health. See whether every reference in this work resolves to a known work and none has been retracted — and get a dated CiteStamped badge you can embed.
See reference health

What points at this work

Incoming claims: where this work appears in other papers’ reference lists and arguments.

inferred← citeshttps://doi.org/10.1007/978-1-4757-3281-8_9openalex-snapshot
VERIS: An Efficient Model Checker for Synchronous VHDL Designs
inferred← citeshttps://doi.org/10.1007/s10601-007-9022-zopenalex-snapshot
Satisfiability Testing of Boolean Combinations of Pseudo-Boolean Constraints using Local-search Techniques
inferred← citeshttps://doi.org/10.1007/s10703-013-0204-6openalex-snapshot
Verifying global start-up for a Möbius ring-oscillator
inferred← citeshttps://doi.org/10.1007/s11432-024-4155-7openalex-snapshot
Large circuit models: opportunities and challenges
inferred← citeshttps://doi.org/10.1007/s11704-023-3307-2openalex-snapshot
A comprehensive survey on graph neural network accelerators
inferred← citeshttps://doi.org/10.1007/s11704-024-40300-5openalex-snapshot
A survey and benchmark evaluation for neural-network-based lossless universal compressors toward multi-source data
inferred← citeshttps://doi.org/10.1016/0020-0255(92)90092-mopenalex-snapshot
Efficient distributed simulation of acyclic systems
inferred← citeshttps://doi.org/10.1016/0165-6074(86)90065-7openalex-snapshot
Intelligence driven test sequence generator for VLSI design
inferred← citeshttps://doi.org/10.1016/j.cma.2025.117785openalex-snapshot
Variational Physics-informed Neural Operator (VINO) for solving partial differential equations
inferred← citeshttps://doi.org/10.1016/j.compbiomed.2024.109600openalex-snapshot
Effect of respiration and exercise on seismocardiographic signals
inferred← citeshttps://doi.org/10.1016/j.compeleceng.2024.110045openalex-snapshot
A bilateral semantic guidance network for detection of off-road freespace with impairments based on joint semantic segmentation and edge detection
inferred← citeshttps://doi.org/10.1016/j.cose.2023.103196openalex-snapshot
Logic locking for IP security: A comprehensive analysis on challenges, techniques, and trends
inferred← citeshttps://doi.org/10.1016/j.cose.2023.103213openalex-snapshot
RegGuard: Leveraging CPU registers for mitigation of control- and data-oriented attacks
inferred← citeshttps://doi.org/10.1016/j.engappai.2024.108476openalex-snapshot
Generalized zero-shot learning for classifying unseen wafer map patterns
inferred← citeshttps://doi.org/10.1016/j.engappai.2024.109415openalex-snapshot
Spiking neural networks for autonomous driving: A review
inferred← citeshttps://doi.org/10.1016/j.engappai.2024.109590openalex-snapshot
Etching process prediction based on cascade recurrent neural network
inferred← citeshttps://doi.org/10.1016/j.fmre.2023.10.020openalex-snapshot
The Big Chip: Challenge, model and architecture
inferred← citeshttps://doi.org/10.1016/j.fsidi.2023.301684openalex-snapshot
Ensuring cross-device portability of electromagnetic side-channel analysis for digital forensics
inferred← citeshttps://doi.org/10.1016/j.future.2025.107906openalex-snapshot
MLQM: Machine learning approach for accelerating optimal qubit mapping
inferred← citeshttps://doi.org/10.1016/j.inffus.2023.102145openalex-snapshot
A dynamic multiple classifier system using graph neural network for high dimensional overlapped data
inferred← citeshttps://doi.org/10.1016/j.ins.2023.119897openalex-snapshot
A novel privacy-preserving graph convolutional network via secure matrix multiplication
inferred← citeshttps://doi.org/10.1016/j.iswa.2024.200353openalex-snapshot
Conjunctive block coding for hyperdimensional graph representation
inferred← citeshttps://doi.org/10.1016/j.jiixd.2023.10.006openalex-snapshot
FTG: Score-based black-box watermarking by fragile trigger generation for deep model integrity verification
inferred← citeshttps://doi.org/10.1016/j.jisa.2023.103543openalex-snapshot
Modeling and physical attack resistant authentication protocol with double PUFs
inferred← citeshttps://doi.org/10.1016/j.mee.2017.04.043openalex-snapshot
RRAM serial configuration for the generation of random bits
inferred← citeshttps://doi.org/10.1016/j.mejo.2023.105977openalex-snapshot
Machine learning attacks resistant strong PUF design utilizing response obfuscates challenge with lower hardware overhead
inferred← citeshttps://doi.org/10.1016/j.mejo.2024.106443openalex-snapshot
Symbolic-functional representation inference for gate-level power estimation
inferred← citeshttps://doi.org/10.1016/j.memori.2023.100034openalex-snapshot
FourierPIM: High-throughput in-memory Fast Fourier Transform and polynomial multiplication
inferred← citeshttps://doi.org/10.1016/j.micpro.2024.105132openalex-snapshot
Design and implementation of a synchronous Hardware Performance Monitor for a RISC-V space-oriented processor
inferred← citeshttps://doi.org/10.1016/j.neucom.2024.127258openalex-snapshot
Distributed Analytics For Big Data: A Survey
inferred← citeshttps://doi.org/10.1016/j.neucom.2025.131523openalex-snapshot
A temporally coded multilayer spiking neural network and its memristor-based hardware implementation
inferred← citeshttps://doi.org/10.1016/j.neucom.2025.131757openalex-snapshot
SynapseHD: A unified training framework for bridging spiking neural networks and hyperdimensional computing
inferred← citeshttps://doi.org/10.1016/j.neunet.2025.108026openalex-snapshot
Raw event-based adversarial attacks for Spiking Neural Networks with configurable latencies
inferred← citeshttps://doi.org/10.1016/j.sciaf.2025.e02893openalex-snapshot
On density and dentability in Hilbert spaces
inferred← citeshttps://doi.org/10.1016/j.sysarc.2023.102924openalex-snapshot
VIDGCN: Embracing input data diversity with a configurable graph convolutional network accelerator
inferred← citeshttps://doi.org/10.1016/j.sysarc.2024.103260openalex-snapshot
FPGA-assisted Design Space Exploration of Parameterized AI Accelerators: A Quickloop Approach
inferred← citeshttps://doi.org/10.1016/j.sysarc.2024.103300openalex-snapshot
Using MAST for modeling and response-time analysis of real-time applications with GPUs
inferred← citeshttps://doi.org/10.1016/j.sysarc.2025.103524openalex-snapshot
Efficient maximum reaction time analysis for data chains of real-time tasks in multiprocessor systems
inferred← citeshttps://doi.org/10.1016/j.vlsi.2025.102460openalex-snapshot
Reinforcement learning in integrated circuits: Design, synthesis, layout, and hardware security
inferred← citeshttps://doi.org/10.1016/j.xcrp.2024.101924openalex-snapshot
A 5D, dynamic, spin physical unclonable function device
inferred← citeshttps://doi.org/10.1049/cdt2.12056openalex-snapshot
ActiveGuard: An active intellectual property protection technique for deep neural networks by leveraging adversarial examples as users' fingerprints
inferred← citeshttps://doi.org/10.1049/ip-cds:19990579openalex-snapshot
Gate-level voltage scaling for low-power design using multiple supply voltages
inferred← citeshttps://doi.org/10.1049/ip-cdt:20020748openalex-snapshot
Technology mapping algorithm for heterogeneous field programmable gate arrays
inferred← citeshttps://doi.org/10.1049/ip-i-1.1986.0013openalex-snapshot
Placement expanding autolayout router
inferred← citeshttps://doi.org/10.1103/physreva.106.022617openalex-snapshot
Efficient deterministic preparation of quantum states using decision diagrams
inferred← citeshttps://doi.org/10.1103/physrevlett.129.230504openalex-snapshot
Quantum State Preparation with Optimal Circuit Depth: Implementations and Applications
inferred← citeshttps://doi.org/10.1103/physrevlett.133.260602openalex-snapshot
Experimental Equivalence Checking of Quantum Circuits by Nonlocality
inferred← citeshttps://doi.org/10.1109/ecie65947.2025.11087045openalex-snapshot
LCID: LLM-powered Cognitive Impairment Diagnosis over Long-term Multimodal Sensor Data with Hyperdimensional Encoding and Attentional Fusion
inferred← citeshttps://doi.org/10.1109/icccas65806.2025.11102281openalex-snapshot
Planning Point Directed Exploring Tree Routing Algorithm
inferred← citeshttps://doi.org/10.1117/12.3009980openalex-snapshot
Open-source differentiable lithography imaging framework
inferred← citeshttps://doi.org/10.1145/1059876.1059883openalex-snapshot
Energy-efficient datapath scheduling using multiple voltages and dynamic clocking
inferred← citeshttps://doi.org/10.1145/1297666.1297686openalex-snapshot
Low-power gated and buffered clock network construction
inferred← citeshttps://doi.org/10.1145/2627754openalex-snapshot
High-Level Test Synthesis
inferred← citeshttps://doi.org/10.1145/3380732openalex-snapshot
Reuse Distance-based Victim Cache for Effective Utilisation of Hybrid Main Memory System
inferred← citeshttps://doi.org/10.1145/3564699openalex-snapshot
A Solicitous Approach to Smart Contract Verification
inferred← citeshttps://doi.org/10.1145/3566053openalex-snapshot
SpecTerminator: Blocking Speculative Side Channels Based on Instruction Classes on RISC-V
inferred← citeshttps://doi.org/10.1145/3613424.3614292openalex-snapshot
DF-GAS: a Distributed FPGA-as-a-Service Architecture towards Billion-Scale Graph-based Approximate Nearest Neighbor Search
inferred← citeshttps://doi.org/10.1145/3613424.3614301openalex-snapshot
Khronos: Fusing Memory Access for Improved Hardware RTL Simulation
inferred← citeshttps://doi.org/10.1145/3613424.3614315openalex-snapshot
SUPPORTING ENERGY-BASED LEARNING WITH AN ISING MACHINE SUBSTRATE: A CASE STUDY ON RBM
inferred← citeshttps://doi.org/10.1145/3617685openalex-snapshot
RACE: An Efficient Redundancy-aware Accelerator for Dynamic Graph Neural Network
inferred← citeshttps://doi.org/10.1145/3617686openalex-snapshot
A Compilation Tool for Computation Offloading in ReRAM-based CIM Architectures
inferred← citeshttps://doi.org/10.1145/3622781.3674168openalex-snapshot
TensorTEE: Unifying Heterogeneous TEE Granularity for Efficient Secure Collaborative Tensor Computing
inferred← citeshttps://doi.org/10.1145/3622781.3674169openalex-snapshot
Salus: A Practical Trusted Execution Environment for CPU-FPGA Heterogeneous Cloud Platforms
inferred← citeshttps://doi.org/10.1145/3622781.3674185openalex-snapshot
FMCC: Flexible Measurement-based Quantum Computation over Cluster State
inferred← citeshttps://doi.org/10.1145/3624477openalex-snapshot
Secure and Lightweight Authentication Protocol Using PUF for the IoT-based Wireless Sensor Network
inferred← citeshttps://doi.org/10.1145/3633461openalex-snapshot
Coherence Attacks and Countermeasures in Interposer-based Chiplet Systems
inferred← citeshttps://doi.org/10.1145/3635157openalex-snapshot
A Hardware Design Framework for Computer Vision Models Based on Reconfigurable Devices
inferred← citeshttps://doi.org/10.1145/3640537.3641566openalex-snapshot
YFlows: Systematic Dataflow Exploration and Code Generation for Efficient Neural Network Inference using SIMD Architectures on CPUs
inferred← citeshttps://doi.org/10.1145/3649329.3656226openalex-snapshot
IG-CRM: Area/Energy-Efficient IGZO-Based Circuits and Architecture Design for Reconfigurable CIM/CAM Applications
inferred← citeshttps://doi.org/10.1145/3652892.3700786openalex-snapshot
LightZone: Lightweight Hardware-Assisted In-Process Isolation for ARM64
inferred← citeshttps://doi.org/10.1145/3656177openalex-snapshot
Understanding the Potential of FPGA-based Spatial Acceleration for Large Language Model Inference
inferred← citeshttps://doi.org/10.1145/3658617.3697547openalex-snapshot
Dynamic Co-Optimization Compiler: Leveraging Multi-Agent Reinforcement Learning for Enhanced DNN Accelerator Performance
inferred← citeshttps://doi.org/10.1145/3658617.3697583openalex-snapshot
PIMutation: Exploring the Potential of Real PIM Architecture for Quantum Circuit Simulation
inferred← citeshttps://doi.org/10.1145/3658617.3697585openalex-snapshot
DCiROM: A Fully Digital Compute-in-ROM Design Approach to High Energy Efficiency of DNN Inference at Task Level
inferred← citeshttps://doi.org/10.1145/3658617.3697594openalex-snapshot
DeepSeq2: Enhanced Sequential Circuit Learning with Disentangled Representations
inferred← citeshttps://doi.org/10.1145/3658617.3697671openalex-snapshot
TWDP: A Vision Transformer Accelerator with Token-Weight Dual-Pruning Strategy for Edge Device Deployment
inferred← citeshttps://doi.org/10.1145/3658617.3697722openalex-snapshot
Area-Oriented Optimization After Standard-Cell Mapping
inferred← citeshttps://doi.org/10.1145/3658617.3697753openalex-snapshot
Learning Gate-level Netlist Testability in the Presence of Unknowns through Graph Neural Networks
inferred← citeshttps://doi.org/10.1145/3658617.3697788openalex-snapshot
Deploying Diffusion Models with Scheduling Space Search and Memory Overflow Prevention Based on Graph Optimization
inferred← citeshttps://doi.org/10.1145/3663672openalex-snapshot
Survey on Redundancy Based-Fault tolerance methods for Processors and Hardware accelerators - Trends in Quantum Computing, Heterogeneous Systems and Reliability
inferred← citeshttps://doi.org/10.1145/3669940.3707254openalex-snapshot
Early Termination for Hyperdimensional Computing Using Inferential Statistics
inferred← citeshttps://doi.org/10.1145/3676536.3676674openalex-snapshot
Robust Implementation of Retrieval-Augmented Generation on Edge-based Computing-in-Memory Architectures
inferred← citeshttps://doi.org/10.1145/3676536.3676689openalex-snapshot
Barber: Balancing Thermal Relaxation Deviations of NISQ Programs by Exploiting Bit-Inverted Circuits
inferred← citeshttps://doi.org/10.1145/3676536.3676791openalex-snapshot
DeepGate3: Towards Scalable Circuit Representation Learning
inferred← citeshttps://doi.org/10.1145/3676641.3715984openalex-snapshot
BQSim: GPU-accelerated Batch Quantum Circuit Simulation using Decision Diagram
inferred← citeshttps://doi.org/10.1145/3676642.3736115openalex-snapshot
DejaVuzz: Disclosing Transient Execution Bugs with Dynamic Swappable Memory and Differential Information Flow Tracking Assisted Processor Fuzzing
inferred← citeshttps://doi.org/10.1145/3689334openalex-snapshot
AmLuCEP: Amalgamating LUT-based Compression and Adaptive Encoding Assisted Block Placement To Improve Lifetime of PCM-based Main Memories
inferred← citeshttps://doi.org/10.1145/3689335openalex-snapshot
An Efficient ReRAM-based Accelerator for Asynchronous Iterative Graph Processing
inferred← citeshttps://doi.org/10.1145/3695872openalex-snapshot
Towards High Performance QNNs via Distribution-Based CNOT Gate Reduction
inferred← citeshttps://doi.org/10.1145/3695875openalex-snapshot
HDRLPIM: A Simulator for Hyper-Dimensional Reinforcement Learning Based on Processing In-Memory
inferred← citeshttps://doi.org/10.1145/3696003openalex-snapshot
On-device Training: A First Overview on Existing Systems
inferred← citeshttps://doi.org/10.1145/3696410.3714824openalex-snapshot
HeatSnap: A Hot Page-Aware Continuous Snapshots System for Virtual Machines in Web Infrastructure
inferred← citeshttps://doi.org/10.1145/3698364.3705358openalex-snapshot
ML-QLS: Multilevel Quantum Layout Synthesis
inferred← citeshttps://doi.org/10.1145/3698364.3712622openalex-snapshot
Invited: Coping with Interconnects
inferred← citeshttps://doi.org/10.1145/3701033openalex-snapshot
STCO: Enhancing Training Efficiency via Structured Sparse Tensor Compilation Optimization
inferred← citeshttps://doi.org/10.1145/3701232openalex-snapshot
DeLoSo: Detecting Logic Synthesis Optimization Faults Based on Configuration Diversity
inferred← citeshttps://doi.org/10.1145/3701728openalex-snapshot
Efficient Deep Learning Infrastructures for Embedded Computing Systems: A Comprehensive Survey and Future Envision
inferred← citeshttps://doi.org/10.1145/3702001openalex-snapshot
RT-GNN: Accelerating Sparse Graph Neural Networks by Tensor-CUDA Kernel Fusion
inferred← citeshttps://doi.org/10.1145/3702005openalex-snapshot
CollectiveHLS: A Collaborative Approach to High-Level Synthesis Design Optimization
inferred← citeshttps://doi.org/10.1145/3707205openalex-snapshot
ISOAcc: In-situ Shift Operation-based Accelerator For Efficient in-SRAM Multiplication
inferred← citeshttps://doi.org/10.1145/3708543openalex-snapshot
Steered Bubble: An Interposer-based Deadlock Recovery Algorithm for Multi-chiplet Systems
inferred← citeshttps://doi.org/10.1145/3716505openalex-snapshot
Validation of CHC Satisfiability with ATHENA
inferred← citeshttps://doi.org/10.1145/3719654openalex-snapshot
Shift-CIM: In-SRAM Alignment To Support General-Purpose Bit-level Sparsity Exploration in SRAM Multiplication
inferred← citeshttps://doi.org/10.1145/3725354openalex-snapshot
SHIELD: Encrypting Persistent Data of LSM-KVS from Monolithic to Disaggregated Storage
inferred← citeshttps://doi.org/10.1145/3731569.3764818openalex-snapshot
LithOS: An Operating System for Efficient Machine Learning on GPUs
inferred← citeshttps://doi.org/10.1145/3737459openalex-snapshot
HWREx: AI-enabled Hardware Weakness and Risk Exploration and Storytelling Framework with LLM-assisted Mitigation Suggestion
inferred← citeshttps://doi.org/10.1145/3744245openalex-snapshot
Interactive Visual Performance Space Exploration of Operational Amplifiers with Differentiable Neural Network Surrogate Models
inferred← citeshttps://doi.org/10.1145/3744345openalex-snapshot
DGMF: A Unified Dynamic Mapping Framework for Graph Neural Networks
inferred← citeshttps://doi.org/10.1145/3745028openalex-snapshot
TAFP-ViT: A Transformer Accelerator via QKV Computational Fusion and Adaptive Pruning for Vision Transformer
inferred← citeshttps://doi.org/10.1145/3759916openalex-snapshot
Luthier: Bridging Auto-Tuning and Vendor Libraries for Efficient Deep Learning Inference
inferred← citeshttps://doi.org/10.1145/3768154openalex-snapshot
Boosting Cryptographic ICs’ Side-Channel Resistance: A Formal Framework for Automatic Identification and Protection of Leaky Paths
inferred← citeshttps://doi.org/10.1145/3768318openalex-snapshot
Accelerating Verifiable Queries over Blockchain Database System Using Processing-in-memory
inferred← citeshttps://doi.org/10.1145/3769122openalex-snapshot
RedPIM: An Efficient PIM Accelerator Design with Reduced Analog-to-Digital Conversions
inferred← citeshttps://doi.org/10.1145/3769304openalex-snapshot
Towards Floating Point-Based AI Acceleration: Hybrid PIM with Non-Uniform Data Format and Reduced Multiplications
inferred← citeshttps://doi.org/10.1145/3769307openalex-snapshot
Holistic Optimization Framework for FPGA Accelerators
inferred← citeshttps://doi.org/10.1145/3770759openalex-snapshot
ISRLUT: Integer-Only FHD Image Super-Resolution Based on Neural Lookup Table and Near-Memory Computing
inferred← citeshttps://doi.org/10.1145/3771288openalex-snapshot
CD-LLM: A Heterogeneous Multi-FPGA System for Batched Decoding of 70B+ LLMs Using a Compute-Dedicated Architecture
inferred← citeshttps://doi.org/10.1145/3772277openalex-snapshot
Deep Learning on RISC-V Platforms at the Edge: A Perspective on the Hardware and Software Support
inferred← citeshttps://doi.org/10.1162/neco_a_01609openalex-snapshot
Exploring Trade-Offs in Spiking Neural Networks
inferred← citeshttps://doi.org/10.1177/003754979306000202openalex-snapshot
Concurrent Hierarchical and Multilevel Simulation of VLSI Circuits
inferred← citeshttps://doi.org/10.1177/1063293x04041528openalex-snapshot
Parameter-based Engineering Changes for a Distributed Engineering Environment
inferred← citeshttps://doi.org/10.1177/1473871618821740openalex-snapshot
Force-directed algorithms for schematic drawings and placement: A survey
inferred← citeshttps://doi.org/10.1177/1475921720927323openalex-snapshot
A holistic cyber-physical security protocol for authenticating the provenance and integrity of structural health monitoring imagery data
inferred← citeshttps://doi.org/10.1504/ijcat.2008.017718openalex-snapshot
Formal architectural models for agent-based service systems
inferred← citeshttps://doi.org/10.32604/cmes.2023.027226openalex-snapshot
A Client Selection Method Based on Loss Function Optimization for Federated Learning
Editorial review for independent work. ICSAC — the Institute for Complexity Science and Advanced Computing — runs a structured editorial panel for researchers publishing outside journals, and publishes on CiteStamp rails. Submission is free and goes through ORCID: icsacinstitute.org/submit.