On the public citation graph

A BNN Accelerator Based on Edge-skip-calculation Strategy and Consolidation Compressed Tree

https://doi.org/10.1145/3494569
0 signed · 39 inferred · view as graph

Inferred edges come from two machine sources: sweeps of open repository metadata (mostly SSRN and Zenodo), and a bulk OpenAlex citation snapshot. Every row below is labelled with the one it came from. Neither is a complete citation index — absence here is not evidence of absence.

Is this your work? Sign in with ORCID and put your name on the claims that are yours.
Claim with ORCID
Reference health. See whether every reference in this work resolves to a known work and none has been retracted — and get a dated CiteStamped badge you can embed.
See reference health

What this work says

Outgoing claims: the papers this work cites, builds on, or argues with.

inferredcites →https://doi.org/10.1007/978-3-319-46448-0_2openalex-snapshot
SSD: Single Shot MultiBox Detector
inferredcites →https://doi.org/10.1007/978-3-319-46493-0_32openalex-snapshot
XNOR-Net: ImageNet Classification Using Binary Convolutional Neural Networks
inferredcites →https://doi.org/10.1016/j.neucom.2016.12.038openalex-snapshot
A survey of deep neural network architectures and their applications
inferredcites →https://doi.org/10.1016/j.neucom.2017.09.046openalex-snapshot
FP-BNN: Binarized neural network on FPGA
inferredcites →https://doi.org/10.1109/5.726791openalex-snapshot
Gradient-based learning applied to document recognition
inferredcites →https://doi.org/10.1109/apsar46974.2019.9048264openalex-snapshot
A Maritime Target Detector Based on CNN and Embedded Device for GF-3 Images
inferredcites →https://doi.org/10.1109/fpl.2018.00016openalex-snapshot
FBNA: A Fully Binarized Neural Network Accelerator
inferredcites →https://doi.org/10.1109/hpec.2014.7040963openalex-snapshot
Memory access optimized routing scheme for deep networks on a mobile coprocessor
inferredcites →https://doi.org/10.1109/icfpt47387.2019.00043openalex-snapshot
A 307-fps 351.7-GOPs/W Deep Learning FPGA Accelerator for Real-Time Scene Text Recognition
inferredcites →https://doi.org/10.1109/icfpt47387.2019.00048openalex-snapshot
An OpenCL-Based Hybrid CNN-RNN Inference Accelerator On FPGA
inferredcites →https://doi.org/10.1109/icmew.2015.7169816openalex-snapshot
Food image recognition using deep convolutional network with pre-training and fine-tuning
inferredcites →https://doi.org/10.1109/icoei.2019.8862698openalex-snapshot
An Efficient Object Detection Model Using Convolution Neural Networks
inferredcites →https://doi.org/10.1109/igarss.2018.8519373openalex-snapshot
Barrage Jamming Detection and Classification Based on Convolutional Neural Network for Synthetic Aperture Radar
inferredcites →https://doi.org/10.1109/ipdpsw.2017.95openalex-snapshot
On-Chip Memory Based Binarized Convolutional Deep Neural Network Applying Batch Normalization Free Technique on an FPGA
inferredcites →https://doi.org/10.1109/isbi.2015.7163826openalex-snapshot
Anatomy-specific classification of medical images using deep convolutional nets
inferredcites →https://doi.org/10.1109/isvlsi.2016.111openalex-snapshot
YodaNN: An Ultra-Low Power Convolutional Neural Network Accelerator Based on Binary Weights
inferredcites →https://doi.org/10.1109/tnet.2020.2987845openalex-snapshot
Accurate and Fast Recovery of Network Monitoring Data With GPU-Accelerated Tensor Completion
inferredcites →https://doi.org/10.1109/tpds.2020.3013637openalex-snapshot
O3BNN-R: An Out-of-Order Architecture for High-Performance and Regularized BNN Inference
inferredcites →https://doi.org/10.1109/ucet.2019.8881852openalex-snapshot
A Survey on Deep Learning for the Routing Layer of Computer Network
inferredcites →https://doi.org/10.1145/2847263.2847265openalex-snapshot
Going Deeper with Embedded FPGA Platform for Convolutional Neural Network
inferredcites →https://doi.org/10.1145/2847263.2847276openalex-snapshot
Throughput-Optimized OpenCL-based FPGA Accelerator for Large-Scale Convolutional Neural Networks
inferredcites →https://doi.org/10.1145/3020078.3021741openalex-snapshot
Accelerating Binarized Convolutional Neural Networks with Software-Programmable FPGAs
inferredcites →https://doi.org/10.1145/3289602.3293990openalex-snapshot
Towards Fast and Energy-Efficient Binarized Neural Network Inference on FPGA
inferredcites →https://doi.org/10.23919/date.2019.8714951openalex-snapshot
Accelerating Local Binary Pattern Networks with Software-Programmable FPGAs
inferredcites →https://doi.org/10.23919/date48585.2020.9116220openalex-snapshot
BNNsplit: Binarized Neural Networks for embedded distributed FPGA-based computing systems
inferredcites →https://doi.org/10.23919/emctokyo.2019.8893929openalex-snapshot
Tree Structure Network: A Learning-Based Deep Network for Classification of CPU Instruction through EM Signal
inferredcites →https://doi.org/10.23919/icact48636.2020.9061291openalex-snapshot
TB-DNN: A Thin Binarized Deep Neural Network with High Accuracy

What points at this work

Incoming claims: where this work appears in other papers’ reference lists and arguments.

inferred← citeshttps://doi.org/10.1016/j.iot.2026.101924openalex-snapshot
Comprehensive state-of-the-art analysis of RISC-V platforms for hybrid SNN-QNN: Architectural innovations and performance benchmarking
inferred← citeshttps://doi.org/10.1016/j.mejo.2025.106556openalex-snapshot
An FPGA-based binary neural network accelerator with enhanced hardware efficiency and data reuse
inferred← citeshttps://doi.org/10.1109/eicars71536.2026.11694934openalex-snapshot
An FPGA-Based Unified Processing Element for INT8/Binary Quantization and its Scalable Array Design
inferred← citeshttps://doi.org/10.1109/ijcnn64981.2025.11229417openalex-snapshot
ULBNN: Ultra-lightweight BNN Accelerator for Out-Of-Order Execution in Autonomous Driving
inferred← citeshttps://doi.org/10.1109/iseda65950.2025.11100342openalex-snapshot
ULBNN: Ultra-lightweight BNN Accelerator for Out-Of-Order Execution in Autonomous Driving
inferred← citeshttps://doi.org/10.1109/istm58889.2023.10455073openalex-snapshot
Parallel Symbiotic Random Number Generator for Training Tsetlin Machines on FPGA
inferred← citeshttps://doi.org/10.1109/tcsi.2025.3611134openalex-snapshot
A High-Energy-Efficiency Lightweight BNN Accelerator for Arrhythmia Detection
inferred← citeshttps://doi.org/10.1590/1809-4430-eng.agric.v43n6e20230140/2023openalex-snapshot
RESEARCH ON IDENTIFICATION OF CROP LEAF PESTS AND DISEASES BASED ON FEW-SHOT LEARNING
inferred← citeshttps://doi.org/10.2139/ssrn.4883626openalex-snapshot
Enhancing Bnn Storage and Performance Requirements Via Efficient Quantization and Variable Encoding
inferred← citeshttps://doi.org/10.23919/date56975.2023.10137052openalex-snapshot
Exploiting Kernel Compression on BNNs
inferred← citeshttps://doi.org/10.24200/sci.2024.62826.8049openalex-snapshot
A double branches binary neural network with the application for garbage classification
inferred← citeshttps://doi.org/10.3389/fhpcp.2026.1853655openalex-snapshot
Enhancing BNN storage and performance requirements via efficient quantization and variable encoding
Editorial review for independent work. ICSAC — the Institute for Complexity Science and Advanced Computing — runs a structured editorial panel for researchers publishing outside journals, and publishes on CiteStamp rails. Submission is free and goes through ORCID: icsacinstitute.org/submit.