On the public citation graph
Energy-efficient In-Memory Address Calculation
0 signed · 35 inferred · view as graph
Inferred edges come from two machine sources: sweeps of open repository metadata (mostly SSRN and Zenodo), and a bulk OpenAlex citation snapshot. Every row below is labelled with the one it came from. Neither is a complete citation index — absence here is not evidence of absence.
Is this your work? Sign in with ORCID and put your name on the
claims that are yours.
Reference health. See whether every reference in this work resolves to a
known work and none has been retracted — and get a dated CiteStamped
badge you can embed.
What this work says
Outgoing claims: the papers this work cites, builds on, or argues with.
inferredcites →https://doi.org/10.1002/adfm.201202383openalex-snapshot
Beyond von‐Neumann Computing with Nanoscale Phase‐Change Memory Devices
inferredcites →https://doi.org/10.1038/s41565-020-0655-zopenalex-snapshot
Memory devices and applications for in-memory computing
inferredcites →https://doi.org/10.1038/s41598-020-59121-0openalex-snapshot
SLIM: Simultaneous Logic-in-Memory Computing Exploiting Bilayer Analog OxRAM Devices
inferredcites →https://doi.org/10.1109/92.736141openalex-snapshot
High-level address optimization and synthesis techniques for data-transfer-intensive applications
inferredcites →https://doi.org/10.1109/aicas54282.2022.9870025openalex-snapshot
SENeCA: Scalable Energy-efficient Neuromorphic Computer Architecture
inferredcites →https://doi.org/10.1109/iccd.2016.7753257openalex-snapshot
Accelerating pointer chasing in 3D-stacked memory: Challenges, mechanisms, evaluation
inferredcites →https://doi.org/10.1109/igsc54211.2021.9651614openalex-snapshot
Benchmarking Memory-Centric Computing Systems: Analysis of Real Processing-In-Memory Hardware
inferredcites →https://doi.org/10.1109/isca45697.2020.00072openalex-snapshot
Near Data Acceleration with Concurrent Host Access
inferredcites →https://doi.org/10.1109/isca52012.2021.00013openalex-snapshot
Hardware Architecture and Software Stack for PIM Based on Commercial DRAM Technology : Industrial Product
inferredcites →https://doi.org/10.1109/iscas51556.2021.9401226openalex-snapshot
Low-Power Memristor-Based Computing for Edge-AI Applications
inferredcites →https://doi.org/10.1109/isss.1996.565872openalex-snapshot
ADOPT: efficient hardware address generation in distributed memory architectures
inferredcites →https://doi.org/10.1109/jproc.2015.2444094openalex-snapshot
Memory and Information Processing in Neuromorphic Systems
inferredcites →https://doi.org/10.1109/mdat.2016.2573586openalex-snapshot
Dark Memory and Accelerator-Rich System Optimization in the Dark Silicon Era
inferredcites →https://doi.org/10.1109/meco.2018.8405955openalex-snapshot
Processing data where it makes sense in modern computing systems: Enabling in-memory computation
inferredcites →https://doi.org/10.1109/micro50266.2020.00040openalex-snapshot
Newton: A DRAM-maker’s Accelerator-in-Memory (AiM) Architecture for Machine Learning
inferredcites →https://doi.org/10.1117/12.50408openalex-snapshot
New address-generation-unit architecture for video signal processing
inferredcites →https://doi.org/10.1145/3365837openalex-snapshot
A Classification of Memory-Centric Computing
inferredcites →https://doi.org/10.1145/3485824openalex-snapshot
MNEMOSENE: Tile Architecture and Simulator for Memristor-based Computation-in-memory
inferredcites →https://doi.org/10.23919/date.2017.7927083openalex-snapshot
Memristor for computing: Myth or reality?
inferredcites →https://doi.org/10.23919/date.2019.8715020openalex-snapshot
Applications of Computation-In-Memory Architectures based on Memristive Devices
inferredcites →https://doi.org/10.3390/a12080149openalex-snapshot
Mapping a Guided Image Filter on the HARP Reconfigurable Architecture Using OpenCL
inferredcites →https://doi.org/10.48550/arxiv.1511.07122openalex-snapshot
Multi-Scale Context Aggregation by Dilated Convolutions
What points at this work
Incoming claims: where this work appears in other papers’ reference lists and arguments.
inferred← citeshttps://doi.org/10.1007/978-3-031-42478-6_2openalex-snapshot
An Overview of Computation-in-Memory (CIM) Architectures
inferred← citeshttps://doi.org/10.1016/b978-0-443-29981-0.00009-4openalex-snapshot
SENECA project: An effort to make a low-power digital neuromorphic processor
inferred← citeshttps://doi.org/10.1016/j.memori.2023.100025openalex-snapshot
Tutorial on memristor-based computing for smart edge applications
inferred← citeshttps://doi.org/10.1016/j.sysarc.2023.103022openalex-snapshot
COMPAD: A heterogeneous cache-scratchpad CPU architecture with data layout compaction for embedded loop-dominated applications
inferred← citeshttps://doi.org/10.1109/access.2023.3263259openalex-snapshot
Efficient Signed Arithmetic Multiplication on Memristor-Based Crossbar
inferred← citeshttps://doi.org/10.1109/dsd67783.2025.00028openalex-snapshot
Distributed AI Systems at Scale: Reflections from DAIS
inferred← citeshttps://doi.org/10.1109/ispds58840.2023.10235678openalex-snapshot
Optimization of Access Address Calculation for LLVM
Editorial review for independent work. ICSAC — the Institute for Complexity
Science and Advanced Computing — runs a structured editorial panel for researchers
publishing outside journals, and publishes on CiteStamp rails. Submission is free
and goes through ORCID: icsacinstitute.org/submit.