On the public citation graph

https://doi.org/10.2139/ssrn.4519730

0 signed · 28 inferred · view as graph

Inferred edges come from two machine sources: sweeps of open repository metadata (mostly SSRN and Zenodo), and a bulk OpenAlex citation snapshot. Every row below is labelled with the one it came from. Neither is a complete citation index — absence here is not evidence of absence.

Is this your work? Sign in with ORCID and put your name on the claims that are yours.
Claim with ORCID
Reference health. See whether every reference in this work resolves to a known work and none has been retracted — and get a dated CiteStamped badge you can embed.
See reference health

What this work says

Outgoing claims: the papers this work cites, builds on, or argues with.

inferredcites →https://doi.org/10.1007/s11227-021-03853-xopenalex-extracted
Compiler-directed scratchpad memory data transfer optimization for multithreaded applications on a heterogeneous many-core architecture
inferredcites →https://doi.org/10.1109/4.509850openalex-extracted
CACTI: an enhanced cache access and cycle time model
inferredcites →https://doi.org/10.1109/cases.2013.6662527openalex-extracted
SPM-Sieve: A framework for assisting data partitioning in scratch pad memory based systems
inferredcites →https://doi.org/10.1109/hpca.1999.744334openalex-extracted
Impulse: building a smarter memory controller
inferredcites →https://doi.org/10.1109/hpcc.2014.59openalex-extracted
Exploiting Hybrid SPM-Cache Architectures to Reduce Energy Consumption for Embedded Computing
inferredcites →https://doi.org/10.1109/iccad.2004.1382603openalex-extracted
Hardware/software managed scratchpad memory for embedded system
inferredcites →https://doi.org/10.1109/iwrsp.1999.779035openalex-extracted
Transformations of a 3D image reconstruction algorithm for data transfer and storage optimisation
inferredcites →https://doi.org/10.1109/samos13901.2008openalex-extracted
2008 International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation
inferredcites →https://doi.org/10.1109/tc.2009.188openalex-extracted
Scratchpad Memory Management Techniques for Code in Embedded Systems without an MMU
inferredcites →https://doi.org/10.1109/tsusc.2021.3049447openalex-extracted
MASTER: Reclamation of Hybrid Scratchpad Memory to Maximize Energy Saving in Multi-Core Edge Systems
inferredcites →https://doi.org/10.1145/1016720.1016748openalex-extracted
Dynamic overlay of scratchpad memory for energy minimization
inferredcites →https://doi.org/10.1145/1254766.1254804openalex-extracted
Dynamic data scratchpad memory management for a memory subsystem with an MMU
inferredcites →https://doi.org/10.1145/1375634.1375640openalex-extracted
Efficient dynamic heap allocation of scratch-pad memory
inferredcites →https://doi.org/10.1145/2228360.2228438openalex-extracted
HaVOC
inferredcites →https://doi.org/10.1145/2560019openalex-extracted
Management and optimization for nonvolatile memory-based hybrid scratchpad memory on multicore embedded processors
inferredcites →https://doi.org/10.1145/2749469.2750411openalex-extracted
Coherence protocol for transparent management of scratchpad memories in shared memory manycore architectures
inferredcites →https://doi.org/10.1145/2872887.2750374openalex-extracted
Stash
inferredcites →https://doi.org/10.1145/2896451openalex-extracted
MAMBO
inferredcites →https://doi.org/10.1145/2934680openalex-extracted
Partitioning and Data Mapping in Reconfigurable Cache and Scratchpad Memory--Based Architectures
inferredcites →https://doi.org/10.1145/3126908.3126917openalex-extracted
Understanding object-level memory access patterns across the spectrum
inferredcites →https://doi.org/10.1145/3398189openalex-extracted
A Locality Optimizer for Loop-dominated Applications Based on Reuse Distance Analysis
inferredcites →https://doi.org/10.1145/3546071openalex-extracted
Energy-efficient In-Memory Address Calculation
inferredcites →https://doi.org/10.1145/774789.774805openalex-extracted
Scratchpad memory
inferredcites →https://doi.org/10.1145/951710.951747openalex-extracted
Compiler-decided dynamic memory allocation for scratch-pad based embedded systems
inferredcites →https://doi.org/10.1145/951746.951747openalex-extracted
Compiler-decided dynamic memory allocation for scratch-pad based embedded systems
inferredcites →https://doi.org/10.23919/date56975.2023.10137243openalex-extracted
AXI-Pack: Near-Memory Bus Packing for Bandwidth-Efficient Irregular Workloads
inferredcites →https://doi.org/10.3233/emc-2005-00051openalex-extracted
Heap data allocation to scratch-pad memory in embedded systems
inferredcites →https://doi.org/10.48550/arxiv.2211.10409openalex-extracted
Editorial review for independent work. ICSAC — the Institute for Complexity Science and Advanced Computing — runs a structured editorial panel for researchers publishing outside journals, and publishes on CiteStamp rails. Submission is free and goes through ORCID: icsacinstitute.org/submit.