On the public citation graph
Automatic Creation of High-bandwidth Memory Architectures from Domain-specific Languages: The Case of Computational Fluid Dynamics
0 signed · 61 inferred · view as graph
Inferred edges come from two machine sources: sweeps of open repository metadata (mostly SSRN and Zenodo), and a bulk OpenAlex citation snapshot. Every row below is labelled with the one it came from. Neither is a complete citation index — absence here is not evidence of absence.
Is this your work? Sign in with ORCID and put your name on the
claims that are yours.
Reference health. See whether every reference in this work resolves to a
known work and none has been retracted — and get a dated CiteStamped
badge you can embed.
What this work says
Outgoing claims: the papers this work cites, builds on, or argues with.
inferredcites →https://doi.org/10.1007/978-3-030-29400-7_34openalex-snapshot
Automatic Exploration of Reduced Floating-Point Representations in Iterative Methods
inferredcites →https://doi.org/10.1007/978-3-319-16214-0_42openalex-snapshot
Pyverilog: A Python-Based Hardware Design Processing Toolkit for Verilog HDL
inferredcites →https://doi.org/10.1007/978-3-319-26408-0_8openalex-snapshot
Source-to-Source Optimization for HLS
inferredcites →https://doi.org/10.1007/978-3-642-15582-6_49openalex-snapshot
isl: An Integer Set Library for the Polyhedral Model
inferredcites →https://doi.org/10.1016/j.jcp.2017.06.012openalex-snapshot
Factorizing the factorization – a spectral-element solver for elliptic equations with linear operation count
inferredcites →https://doi.org/10.1109/cgo.2004.1281665openalex-snapshot
LLVM: a compilation framework for lifelong program analysis & transformation
inferredcites →https://doi.org/10.1109/cluster48925.2021.00112openalex-snapshot
From Domain-Specific Languages to Memory-Optimized Accelerators for Fluid Dynamics
inferredcites →https://doi.org/10.1109/cluster48925.2021.00116openalex-snapshot
HBM2 Memory System for HPC Applications on an FPGA
inferredcites →https://doi.org/10.1109/dac18074.2021.9586110openalex-snapshot
Invited: Bambu: an Open-Source Research Framework for the High-Level Synthesis of Complex Applications
inferredcites →https://doi.org/10.1109/escience.2011.51openalex-snapshot
Large-scale Simulations of Turbulence: HPC and Numerical Experiments
inferredcites →https://doi.org/10.1109/escience.2016.7870932openalex-snapshot
Manufacturing of weather forecasting simulations on high performance infrastructures
inferredcites →https://doi.org/10.1109/fccm51124.2021.00017openalex-snapshot
Solving Large Top-K Graph Eigenproblems with a Memory and Compute-optimized FPGA Design
inferredcites →https://doi.org/10.1109/fpl50879.2020.00013openalex-snapshot
High Bandwidth Memory on FPGAs: A Data Analytics Perspective
inferredcites →https://doi.org/10.1109/fpl50879.2020.00014openalex-snapshot
NERO: A Near High-Bandwidth Memory Stencil Accelerator for Weather Prediction Modeling
inferredcites →https://doi.org/10.1109/fpl50879.2020.00056openalex-snapshot
An FPGA-Based Low-Latency Accelerator for Randomly Wired Neural Networks
inferredcites →https://doi.org/10.1109/fpl53798.2021.00022openalex-snapshot
Performance assessment of FPGAs as HPC accelerators using the FPGA Empirical Roofline
inferredcites →https://doi.org/10.1109/fpt.2007.4439254openalex-snapshot
FPGA-based Streaming Computation for Lattice Boltzmann Method
inferredcites →https://doi.org/10.1109/h2rc51942.2020.00007openalex-snapshot
Evaluating FPGA Accelerator Performance with a Parameterized OpenCL Adaptation of Selected Benchmarks of the HPCChallenge Benchmark Suite
inferredcites →https://doi.org/10.1109/icassp.2003.1202420openalex-snapshot
An automated floating-point to fixed-point conversion methodology
inferredcites →https://doi.org/10.1109/icfpt51103.2020.00027openalex-snapshot
CHIP-KNN: A Configurable and High-Performance K-Nearest Neighbors Accelerator on Cloud FPGAs
inferredcites →https://doi.org/10.1109/imw.2017.7939084openalex-snapshot
HBM (High Bandwidth Memory) DRAM Technology and Architecture
inferredcites →https://doi.org/10.1109/ipdpsw52791.2021.00030openalex-snapshot
Fast HBM Access with FPGAs: Analysis, Architectures, and Applications
inferredcites →https://doi.org/10.1109/mm.2021.3088396openalex-snapshot
FPGA-Based Near-Memory Acceleration of Modern Data-Intensive Applications
inferredcites →https://doi.org/10.1109/pact52795.2021.00009openalex-snapshot
PolyGym: Polyhedral Optimizations as an Environment for Reinforcement Learning
inferredcites →https://doi.org/10.1109/pmbs51919.2020.00007openalex-snapshot
The Performance and Energy Efficiency Potential of FPGAs in Scientific Computing
inferredcites →https://doi.org/10.1109/tc.2021.3075765openalex-snapshot
Shuhai: A Tool for Benchmarking High Bandwidth Memory on FPGAs
inferredcites →https://doi.org/10.1109/tcad.2015.2513673openalex-snapshot
A Survey and Evaluation of FPGA High-Level Synthesis Tools
inferredcites →https://doi.org/10.1109/tcad.2016.2611506openalex-snapshot
System-Level Optimization of Accelerator Local Memory for Heterogeneous Systems-on-Chip
inferredcites →https://doi.org/10.1109/tcad.2020.3012318openalex-snapshot
Tensor Optimization for High-Level Synthesis Design Flows
inferredcites →https://doi.org/10.1109/uic-atc-scalcom-cbdcom-iop.2015.199openalex-snapshot
Enabling FPGAs in Hyperscale Data Centers
inferredcites →https://doi.org/10.1145/1862648.1862653openalex-snapshot
Molecular Dynamics Simulations on High-Performance Reconfigurable Computing Systems
inferredcites →https://doi.org/10.1145/3061639.3062208openalex-snapshot
Bandwidth Optimization Through On-Chip Memory Restructuring for HLS
inferredcites →https://doi.org/10.1145/3183895openalex-snapshot
Proceedings of the Real World Domain Specific Languages Workshop 2018
inferredcites →https://doi.org/10.1145/3192366.3192379openalex-snapshot
Spatial: a language and compiler for application accelerators
inferredcites →https://doi.org/10.1145/3278122.3278131openalex-snapshot
Meta-programming for cross-domain tensor optimizations
inferredcites →https://doi.org/10.1145/3315454.3329959openalex-snapshot
TeIL: a type-safe imperative tensor intermediate language
inferredcites →https://doi.org/10.1145/3400302.3415643openalex-snapshot
FPGA-based low-batch training accelerator for modern CNNs featuring high bandwidth memory
inferredcites →https://doi.org/10.1145/3400302.3415730openalex-snapshot
A CAD-based methodology to optimize HLS code via the roofline model
inferredcites →https://doi.org/10.1145/3431920.3439301openalex-snapshot
HBM Connect: High-Performance HLS Interconnect for FPGA HBM
inferredcites →https://doi.org/10.1145/3431920.3439463openalex-snapshot
ScalaBFS: A Scalable BFS Accelerator on FPGA-HBM Platform
inferredcites →https://doi.org/10.1145/3469660openalex-snapshot
Programming and Synthesis for Software-defined FPGA Acceleration: Status and Future Prospects
inferredcites →https://doi.org/10.1177/1094342018816368openalex-snapshot
Acceleration of tensor-product operations for high-order finite element methods
inferredcites →https://doi.org/10.13140/rg.2.2.15009.10082openalex-snapshot
Consecutivity in the isl Polyhedral Scheduler
inferredcites →https://doi.org/10.23919/date48585.2020.9116317openalex-snapshot
ESP4ML: Platform-Based Design of Systems-on-Chip for Embedded Machine Learning
inferredcites →https://doi.org/10.23919/date51398.2021.9473940openalex-snapshot
EVEREST: A design environment for extreme-scale big data analytics on heterogeneous platforms
inferredcites →https://doi.org/10.3929/ethz-b-000509880openalex-snapshot
Domain-Specific Multi-Level IR Rewriting for GPU: The Open Earth Compiler for GPU-accelerated Climate Simulation
inferredcites →https://doi.org/10.4230/lipics.itp.2024.9openalex-snapshot
Composable and Modular Code Generation in MLIR: A Structured and Retargetable Approach to Tensor Compiler Construction
inferredcites →https://doi.org/10.48550/arxiv.1802.04730openalex-snapshot
Tensor Comprehensions: Framework-Agnostic High-Performance Machine Learning Abstractions
inferredcites →https://doi.org/10.48550/arxiv.1903.01855openalex-snapshot
TensorFlow Eager: A Multi-Stage, Python-Embedded DSL for Machine Learning
What points at this work
Incoming claims: where this work appears in other papers’ reference lists and arguments.
inferred← citeshttps://doi.org/10.1002/cpe.70164openalex-snapshot
Fusing the Polyhedral and Tensor Compilers to Accelerate Scientific Computing Kernels
inferred← citeshttps://doi.org/10.1109/fccm60383.2024.00012openalex-snapshot
Etna: MLIR-Based System-Level Design and Optimization for Transparent Application Execution on CPU-FPGA Nodes
inferred← citeshttps://doi.org/10.1109/lca.2025.3566553openalex-snapshot
Amethyst: Reducing Data Center Emissions With Dynamic Autotuning and VM Management
inferred← citeshttps://doi.org/10.1109/tsusc.2023.3273852openalex-snapshot
A Survey of FPGA Optimization Methods for Data Center Energy Efficiency
inferred← citeshttps://doi.org/10.1145/3597031.3597048openalex-snapshot
base2: An IR for Binary Numeral Types
inferred← citeshttps://doi.org/10.1145/3622781.3674189openalex-snapshot
CINM (Cinnamon): A Compilation Infrastructure for Heterogeneous Compute In-Memory and Compute Near-Memory Paradigms
inferred← citeshttps://doi.org/10.1145/3626103openalex-snapshot
Automated Buffer Sizing of Dataflow Applications in a High-level Synthesis Workflow
inferred← citeshttps://doi.org/10.23919/date58400.2024.10546518openalex-snapshot
A System Development Kit for Big Data Applications on FPGA-based Clusters: The EVEREST Approach
inferred← citeshttps://doi.org/10.23919/date64628.2025.10992704openalex-snapshot
Multi-Partner Project: Key Enabling Technologies for Cognitive Computing Continuum - MYRTUS Project Perspective
Editorial review for independent work. ICSAC — the Institute for Complexity
Science and Advanced Computing — runs a structured editorial panel for researchers
publishing outside journals, and publishes on CiteStamp rails. Submission is free
and goes through ORCID: icsacinstitute.org/submit.