On the public citation graph
Side-channel Elimination via Partial Control-flow Linearization
0 signed · 52 inferred · view as graph
Inferred edges come from two machine sources: sweeps of open repository metadata (mostly SSRN and Zenodo), and a bulk OpenAlex citation snapshot. Every row below is labelled with the one it came from. Neither is a complete citation index — absence here is not evidence of absence.
Is this your work? Sign in with ORCID and put your name on the
claims that are yours.
Reference health. See whether every reference in this work resolves to a
known work and none has been retracted — and get a dated CiteStamped
badge you can embed.
What this work says
Outgoing claims: the papers this work cites, builds on, or argues with.
inferredcites →https://doi.org/10.1002/spe.2907openalex-snapshot
Practical dynamic reconstruction of control flow graphs
inferredcites →https://doi.org/10.1007/10721064_15openalex-snapshot
A Practical Implementation of the Timing Attack
inferredcites →https://doi.org/10.1007/3-540-68697-5_9openalex-snapshot
Timing Attacks on Implementations of Diffie-Hellman, RSA, DSS, and Other Systems
inferredcites →https://doi.org/10.1007/978-3-030-25540-4_8openalex-snapshot
Quantitative Mitigation of Timing Side Channels
inferredcites →https://doi.org/10.1007/978-3-642-28652-0_1openalex-snapshot
Improving Performance of OpenCL on CPUs
inferredcites →https://doi.org/10.1007/978-3-662-54455-6_1openalex-snapshot
Timing-Sensitive Noninterference through Composition
inferredcites →https://doi.org/10.1017/cbo9780511811432openalex-snapshot
Modern Compiler Implementation in Java
inferredcites →https://doi.org/10.1109/cgo51591.2021.9370305openalex-snapshot
Memory-Safe Elimination of Side Channels
inferredcites →https://doi.org/10.1109/pact.2011.63openalex-snapshot
Divergence Analysis and Optimizations
inferredcites →https://doi.org/10.1109/risp.1991.130767openalex-snapshot
An analysis of covert timing channels
inferredcites →https://doi.org/10.1109/sp.2017.53openalex-snapshot
Verifying and Synthesizing Constant-Resource Implementations with Types
inferredcites →https://doi.org/10.1109/sp40000.2020.00028openalex-snapshot
The Last Mile: High-Assurance and High-Speed Cryptographic Implementations
inferredcites →https://doi.org/10.1109/sp40001.2021.00036openalex-snapshot
Hardware-Software Contracts for Secure Speculation
inferredcites →https://doi.org/10.1109/tc.1972.5009071openalex-snapshot
Some Computer Organizations and Their Effectiveness
inferredcites →https://doi.org/10.1109/tcad.2018.2858402openalex-snapshot
Symbolic Verification of Cache Side-Channel Freedom
inferredcites →https://doi.org/10.1109/tdsc.2017.2729549openalex-snapshot
Adaptive Compiler Strategies for Mitigating Timing Side Channel Attacks
inferredcites →https://doi.org/10.1145/1839676.1839694openalex-snapshot
Understanding throughput-oriented architectures
inferredcites →https://doi.org/10.1145/2086696.2086702openalex-snapshot
Compiler mitigations for time attacks on modern x86 processors
inferredcites →https://doi.org/10.1145/24039.24041openalex-snapshot
The program dependence graph and its use in optimization
inferredcites →https://doi.org/10.1145/2660267.2660322openalex-snapshot
Automating Information Flow Analysis of Low Level Code
inferredcites →https://doi.org/10.1145/2892208.2892225openalex-snapshot
Restrictification of function arguments
inferredcites →https://doi.org/10.1145/2892208.2892230openalex-snapshot
Sparse representation of implicit flows with applications to side-channel detection
inferredcites →https://doi.org/10.1145/3018743.3018751openalex-snapshot
Function Call Re-Vectorization
inferredcites →https://doi.org/10.1145/3192366.3192413openalex-snapshot
Partial control-flow linearization
inferredcites →https://doi.org/10.1145/3213846.3213851openalex-snapshot
Eliminating timing side-channel leaks using program repair
inferredcites →https://doi.org/10.1145/3314221.3314605openalex-snapshot
FaCT: a DSL for timing-sensitive computation
inferredcites →https://doi.org/10.1145/3371075openalex-snapshot
Formal verification of a constant-time preserving C compiler
inferredcites →https://doi.org/10.1145/3445814.3446692openalex-snapshot
VeGen: a vectorizer generator for SIMD and beyond
inferredcites →https://doi.org/10.1145/3460120.3484583openalex-snapshot
Constantine: Automatic Side-Channel Resistance Using Efficient Control and Data Flow Linearization
inferredcites →https://doi.org/10.1145/3460120.3484761openalex-snapshot
Structured Leakage and Applications to Cryptographic Constant-Time and Cost
inferredcites →https://doi.org/10.1145/3497776.3517778openalex-snapshot
Cape: compiler-aided program transformation for HTM-based cache side-channel defense
inferredcites →https://doi.org/10.1145/567067.567085openalex-snapshot
Conversion of control dependence to data dependence
inferredcites →https://doi.org/10.1145/75277.75280openalex-snapshot
An efficient method of computing static single assignment form
inferredcites →https://doi.org/10.23919/date.2017.7927267openalex-snapshot
Dude, is my code constant time?
What points at this work
Incoming claims: where this work appears in other papers’ reference lists and arguments.
inferred← citeshttps://doi.org/10.1016/j.cose.2023.103405openalex-snapshot
Thwarting code-reuse and side-channel attacks in embedded systems
inferred← citeshttps://doi.org/10.1109/iolts69666.2026.11633845openalex-snapshot
Microarchitectural Analysis of Speculative Execution Patterns in RISC-V using Machine Learning and ISA-Level Masking Wrappers
inferred← citeshttps://doi.org/10.1109/msec.2024.3498736openalex-snapshot
Protecting Cryptographic Libraries Against Side-Channel and Code-Reuse Attacks
inferred← citeshttps://doi.org/10.1109/sp54263.2024.00047openalex-snapshot
Architectural Mimicry: Innovative Instructions to Efficiently Address Control-Flow Leakage in Data-Oblivious Programs
inferred← citeshttps://doi.org/10.1145/3640537.3641569openalex-snapshot
Reducing the Overhead of Exact Profiling by Reusing Affine Variables
inferred← citeshttps://doi.org/10.1145/3658644.3690319openalex-snapshot
Libra: Architectural Support For Principled, Secure And Efficient Balanced Execution On High-End Processors
inferred← citeshttps://doi.org/10.1145/3696410.3714693openalex-snapshot
WaSCR: A WebAssembly Instruction-Timing Side Channel Repairer
inferred← citeshttps://doi.org/10.1145/3696443.3708940openalex-snapshot
Automatic Synthesis of Specialized Hash Functions
inferred← citeshttps://doi.org/10.1145/3734218openalex-snapshot
A Survey of Side-Channel Attacks on Branch Prediction Units
inferred← citeshttps://doi.org/10.1145/3748173.3779196openalex-snapshot
EagerlyElastic: Correct-by-Construction Eager Execution in Dynamically-Scheduled HLS
Editorial review for independent work. ICSAC — the Institute for Complexity
Science and Advanced Computing — runs a structured editorial panel for researchers
publishing outside journals, and publishes on CiteStamp rails. Submission is free
and goes through ORCID: icsacinstitute.org/submit.