On the public citation graph

DRackSim: Simulating CXL-enabled Large-Scale Disaggregated Memory Systems

0 signed · 50 inferred · view as graph

Inferred edges come from two machine sources: sweeps of open repository metadata (mostly SSRN and Zenodo), and a bulk OpenAlex citation snapshot. Every row below is labelled with the one it came from. Neither is a complete citation index — absence here is not evidence of absence.

Is this your work? Sign in with ORCID and put your name on the claims that are yours.

Claim with ORCID

Reference health. See whether every reference in this work resolves to a known work and none has been retracted — and get a dated CiteStamped badge you can embed.

See reference health

What this work says

Outgoing claims: the papers this work cites, builds on, or argues with.

inferredcites →https://doi.org/10.1109/sbac-pad59825.2023.00017zenodo-depositor-declared

A Practical Approach For Workload-Aware Data Movement in Disaggregated Memory Systems

inferredcites →https://doi.org/10.1002/cpe.3422openalex-snapshot

PENNANT: an unstructured mesh mini‐app for advanced architecture research

inferredcites →https://doi.org/10.1109/access.2019.2917698openalex-snapshot

A Survey of Computer Architecture Simulation Techniques and Tools

inferredcites →https://doi.org/10.1109/access.2020.3008227openalex-snapshot

Hardware Implementation and Analysis of Gen-Z Protocol for Memory-Centric Architecture

inferredcites →https://doi.org/10.1109/cloud.2019.00064openalex-snapshot

QuADD: QUantifying Accelerator Disaggregated Datacenter Efficiency

inferredcites →https://doi.org/10.1109/hpca.2012.6168955openalex-snapshot

System-level implications of disaggregated memory

inferredcites →https://doi.org/10.1109/hpcc-dss-smartcity-dependsys57074.2022.00060openalex-snapshot

Design and Evaluation of a Rack-Scale Disaggregated Memory Architecture For Data Centers

inferredcites →https://doi.org/10.1109/iccd.2016.7753261openalex-snapshot

Extending On-chip Interconnects for rack-level remote resource access

inferredcites →https://doi.org/10.1109/iiswc.2009.5306797openalex-snapshot

Rodinia: A benchmark suite for heterogeneous computing

inferredcites →https://doi.org/10.1109/ipdps53621.2022.00077openalex-snapshot

DGSF: Disaggregated GPUs for Serverless Functions

inferredcites →https://doi.org/10.1109/ispass.2009.4919638openalex-snapshot

Zesto: A cycle-level simulator for highly detailed microarchitecture exploration

inferredcites →https://doi.org/10.1109/ispass.2013.6557148openalex-snapshot

McSimA+: A manycore simulator with application-level+ simulation and detailed microarchitecture modeling

inferredcites →https://doi.org/10.1109/ispass.2016.7482078openalex-snapshot

Splash-3: A properly synchronized benchmark suite for contemporary research

inferredcites →https://doi.org/10.1109/l-ca.2011.4openalex-snapshot

DRAMSim2: A Cycle Accurate Memory System Simulator

inferredcites →https://doi.org/10.1109/lca.2020.2973991openalex-snapshot

DRAMsim3: A Cycle-Accurate, Thermal-Capable DRAM Simulator

inferredcites →https://doi.org/10.1109/mm.2022.3228561openalex-snapshot

Compute Express Link (CXL): Enabling Heterogeneous Data-Centric Computing With Heterogeneous Memory Hierarchy

inferredcites →https://doi.org/10.1109/mm.2023.3237491openalex-snapshot

Memory Pooling With CXL

inferredcites →https://doi.org/10.1109/pdp2018.2018.00120openalex-snapshot

Efficient NAS Benchmark Kernels with C++ Parallel Programming

inferredcites →https://doi.org/10.1145/1064978.1065034openalex-snapshot

inferredcites →https://doi.org/10.1145/1555754.1555789openalex-snapshot

Disaggregated memory for expansion and sharing in blade servers

inferredcites →https://doi.org/10.1145/2024716.2024718openalex-snapshot

The gem5 simulator

inferredcites →https://doi.org/10.1145/2024724.2024954openalex-snapshot

MARSS

inferredcites →https://doi.org/10.1145/2063384.2063454openalex-snapshot

Sniper

inferredcites →https://doi.org/10.1145/2517327.2442530openalex-snapshot

Ligra

inferredcites →https://doi.org/10.1145/2541940.2541965openalex-snapshot

Scale-out NUMA

inferredcites →https://doi.org/10.1145/3310360openalex-snapshot

Venice

inferredcites →https://doi.org/10.1145/3364179openalex-snapshot

On-the-fly Page Migration and Address Reconciliation for Heterogeneous Memory Systems

inferredcites →https://doi.org/10.1145/3579445openalex-snapshot

DaeMon: Architectural Support for Efficient Data Movement in Fully Disaggregated Systems

inferredcites →https://doi.org/10.1364/ofc.2015.w1d.5openalex-snapshot

Facebook’s Data Center Infrastructure: Open Compute, Disaggregated Rack, and Beyond

inferredcites →https://doi.org/10.2172/1090032openalex-snapshot

LULESH 2.0 Updates and Changes

inferredcites →https://doi.org/10.2172/993908openalex-snapshot

Improving performance via mini-applications.

inferredcites →https://doi.org/10.23919/date.2018.8342174openalex-snapshot

dReDBox: Materializing a full-stack rack-scale system prototype of a next-generation disaggregated datacenter

inferredcites →https://doi.org/10.5555/3026877.3026897openalex-snapshot

Network requirements for resource disaggregation

What points at this work

Incoming claims: where this work appears in other papers’ reference lists and arguments.

inferred← citeshttps://doi.org/10.1007/978-3-031-99854-6_6openalex-snapshot

TSim4CXL: Trace-Driven Simulation Framework for CXL-Based High-Performance Computing Systems

inferred← citeshttps://doi.org/10.1007/s11227-025-07421-5openalex-snapshot

DPUSwap: building an infinite swap with DPU for cloud computing system

inferred← citeshttps://doi.org/10.1109/access.2025.3564391openalex-snapshot

Controlled Shared Memory (COSM) Isolation: Design and Testbed Evaluation

inferred← citeshttps://doi.org/10.1109/dac63849.2025.11132607openalex-snapshot

CXL-INTERPLAY: Unraveling and Characterizing CXL Interference in Modern Computer Systems

inferred← citeshttps://doi.org/10.1109/hipcw63042.2024.00026openalex-snapshot

Towards Continuous Checkpointing for HPC Systems Using CXL

inferred← citeshttps://doi.org/10.1109/hpca68181.2026.11408469openalex-snapshot

C³: CXL Coherence Controllers for Heterogeneous Architectures

inferred← citeshttps://doi.org/10.1109/iscas66217.2026.11562176openalex-snapshot

CxlRatioOpt : A Predictive Optimizer for Performance Trade-offs in CXL-Tiered Memory

inferred← citeshttps://doi.org/10.1109/iseda65950.2025.11100479openalex-snapshot

Simulating CXL Shared Coherent Memory Using Shared Memory Among Virtual Machines

inferred← citeshttps://doi.org/10.1109/scw63240.2024.00138openalex-snapshot

ACID Support for Compute eXpress Link Memory Transactions

inferred← citeshttps://doi.org/10.1109/tcad.2025.3607145openalex-snapshot

CXL-DMSim: A Full-System CXL Disaggregated Memory Simulator With Comprehensive Silicon Validation

inferred← citeshttps://doi.org/10.1145/3676641.3716027openalex-snapshot

Virtuoso: Enabling Fast and Accurate Virtual Memory Research via an Imitation-based Operating System Simulation Methodology

inferred← citeshttps://doi.org/10.1145/3695794.3695812openalex-snapshot

Using Isoefficiency as a Metric to Assess Disaggregated Memory Systems for High Performance Computing

inferred← citeshttps://doi.org/10.1145/3725218openalex-snapshot

CosMoS: Architectural Support for Cost-Effective Data Movement in a Disaggregated Memory Systems

inferred← citeshttps://doi.org/10.1145/3767110.3767127openalex-snapshot

Hierarchical Framework for Multi-node Compute eXpress Link Memory Transactions

inferred← citeshttps://doi.org/10.14778/3785297.3785309openalex-snapshot

Shard: A Scalable and Resize-Optimized Hash Index on Disaggregated Memory

inferred← citeshttps://doi.org/10.2139/ssrn.7472434openalex-snapshot

Data-Aware Joint Compute–Storage–Network Scheduling via Deep Reinforcement Learning for Disaggregated Data Centers

inferred← citeshttps://doi.org/10.66834/4gb7n382openalex-snapshot

Charting the Benchmarking Landscape – A Survey of Benchmarks for Modern Memory Architectures

Editorial review for independent work. ICSAC — the Institute for Complexity Science and Advanced Computing — runs a structured editorial panel for researchers publishing outside journals, and publishes on CiteStamp rails. Submission is free and goes through ORCID: icsacinstitute.org/submit.