On the public citation graph

An Input-Aware Heuristic with High-Level Synthesis of Approximate Hardware

0 signed · 35 inferred · view as graph

Inferred edges come from two machine sources: sweeps of open repository metadata (mostly SSRN and Zenodo), and a bulk OpenAlex citation snapshot. Every row below is labelled with the one it came from. Neither is a complete citation index — absence here is not evidence of absence.

Is this your work? Sign in with ORCID and put your name on the claims that are yours.
Claim with ORCID
Reference health. See whether every reference in this work resolves to a known work and none has been retracted — and get a dated CiteStamped badge you can embed.
See reference health

What this work says

Outgoing claims: the papers this work cites, builds on, or argues with.

inferredcites →https://doi.org/10.1007/s00034-020-01448-0openalex-snapshot
An Energy-Efficient and Approximate Accelerator Design for Real-Time Canny Edge Detection
inferredcites →https://doi.org/10.1016/j.microrel.2019.04.003openalex-snapshot
CIRCA: Towards a modular and extensible framework for approximate circuit generation
inferredcites →https://doi.org/10.1016/j.sysarc.2022.102561openalex-snapshot
A survey on hardware accelerators: Taxonomy, trends, challenges, and perspectives
inferredcites →https://doi.org/10.1016/j.vlsi.2023.102084openalex-snapshot
Efficient and low-cost approximate multipliers for image processing applications
inferredcites →https://doi.org/10.1109/access.2019.2920335openalex-snapshot
MACISH: Designing Approximate MAC Accelerators With Internal-Self-Healing
inferredcites →https://doi.org/10.1109/access.2021.3087858openalex-snapshot
Multi-Objective Application-Driven Approximate Design Method
inferredcites →https://doi.org/10.1109/access.2022.3201107openalex-snapshot
High-Level Synthesis Hardware Design for FPGA-Based Accelerators: Models, Methodologies, and Frameworks
inferredcites →https://doi.org/10.1109/access.2023.3247303openalex-snapshot
Improved Learning-Based Design Space Exploration for Approximate Instance Generation
inferredcites →https://doi.org/10.1109/cvpr.2018.00286openalex-snapshot
Quantization and Training of Neural Networks for Efficient Integer-Arithmetic-Only Inference
inferredcites →https://doi.org/10.1109/dac.2018.8465702openalex-snapshot
BLASYS: Approximate Logic Synthesis Using Boolean Matrix Factorization
inferredcites →https://doi.org/10.1109/dsn-w58399.2023.00046openalex-snapshot
Cross-Layer Approximations for System-Level Optimizations: Challenges and Opportunities
inferredcites →https://doi.org/10.1109/iccad.2017.8203798openalex-snapshot
Statistically certified approximate logic synthesis
inferredcites →https://doi.org/10.1109/iccad45719.2019.8942068openalex-snapshot
ALWANN: Automatic Layer-Wise Approximation of Deep Neural Network Accelerators without Retraining
inferredcites →https://doi.org/10.1109/iccad57390.2023.10323678openalex-snapshot
Xel-FPGAs: An End-to-End Automated Exploration Framework for Approximate Accelerators in FPGA-Based Systems
inferredcites →https://doi.org/10.1109/iscas58744.2024.10557930openalex-snapshot
A Data-Distribution Aware Approximate Multiplier Design Based on FPGA
inferredcites →https://doi.org/10.1109/ismvl.2017.11openalex-snapshot
Error Bounded Exact BDD Minimization in Approximate Computing
inferredcites →https://doi.org/10.1109/jetcas.2020.3032495openalex-snapshot
Libraries of Approximate Circuits: Automated Design and Application in CNN Accelerators
inferredcites →https://doi.org/10.1109/jproc.2020.3014430openalex-snapshot
Approximate Logic Synthesis: A Survey
inferredcites →https://doi.org/10.1109/tc.2020.2988404openalex-snapshot
Area-Optimized Accurate and Approximate Softcore Signed Multiplier Architectures
inferredcites →https://doi.org/10.1109/tcad.2023.3346289openalex-snapshot
FPAX: A Fast Prior Knowledge-Based Framework for DSE in Approximate Configurations
inferredcites →https://doi.org/10.1109/tcsi.2024.3416204openalex-snapshot
Hardware-Efficient Multipliers With FPGA-Based Approximation for Error-Resilient Applications
inferredcites →https://doi.org/10.1109/tcsii.2021.3068757openalex-snapshot
AxLS: A Framework for Approximate Logic Synthesis Based on Netlist Transformations
inferredcites →https://doi.org/10.1109/tetc.2016.2598283openalex-snapshot
Automated High-Level Generation of Low-Power Approximate Computing Circuits
inferredcites →https://doi.org/10.1109/tvlsi.2017.2657799openalex-snapshot
Design and Applications of Approximate Circuits by Gate-Level Pruning
inferredcites →https://doi.org/10.1145/2966986.2967003openalex-snapshot
Approximation-aware rewriting of AIGs for error tolerant applications
inferredcites →https://doi.org/10.1145/3358179openalex-snapshot
ECAx
inferredcites →https://doi.org/10.1145/3530775openalex-snapshot
FPGA HLS Today: Successes, Challenges, and Opportunities
inferredcites →https://doi.org/10.1145/3624481openalex-snapshot
Constraint-Aware Multi-Technique Approximate High-Level Synthesis for FPGAs
inferredcites →https://doi.org/10.1145/3648694openalex-snapshot
AxOMaP : Designing FPGA-based A ppro x imate Arithmetic O perators using Ma thematical P rogramming
inferredcites →https://doi.org/10.1145/3744710openalex-snapshot
FV-LIDAC: Formally Verified Library of Input Data Aware Approximate Arithmetic Circuits
inferredcites →https://doi.org/10.23919/date.2017.7926993openalex-snapshot
EvoApprox8b: Library of Approximate Adders and Multipliers for Circuit Design and Benchmarking of Approximation Methods
inferredcites →https://doi.org/10.23919/date.2018.8342067openalex-snapshot
Circuit carving: A methodology for the design of approximate hardware
inferredcites →https://doi.org/10.5555/2616606.2617119openalex-snapshot
ASLAN: synthesis of approximate sequential circuits
inferredcites →https://doi.org/10.7873/date.2013.280openalex-snapshot
Substitute-and-Simplify: A Unified Design Paradigm for Approximate and Quality Configurable Circuits
inferredcites →https://doi.org/10.7873/date2014.377openalex-snapshot
ASLAN: Synthesis of approximate sequential circuits
Editorial review for independent work. ICSAC — the Institute for Complexity Science and Advanced Computing — runs a structured editorial panel for researchers publishing outside journals, and publishes on CiteStamp rails. Submission is free and goes through ORCID: icsacinstitute.org/submit.