On the public citation graph

Roofline: An Insightful Visual Performance Model for Floating-Point Programs and Multicore Architectures

https://doi.org/10.2172/1407078
0 signed · 108 inferred · view as graph

Inferred edges come from two machine sources: sweeps of open repository metadata (mostly SSRN and Zenodo), and a bulk OpenAlex citation snapshot. Every row below is labelled with the one it came from. Neither is a complete citation index — absence here is not evidence of absence.

Is this your work? Sign in with ORCID and put your name on the claims that are yours.
Claim with ORCID
Reference health. See whether every reference in this work resolves to a known work and none has been retracted — and get a dated CiteStamped badge you can embed.
See reference health

What points at this work

Incoming claims: where this work appears in other papers’ reference lists and arguments.

inferred← citeshttps://doi.org/10.1002/cpe.3180openalex-snapshot
Exploring performance and power properties of modern multi‐core chips via simple machine models
inferred← citeshttps://doi.org/10.1007/978-3-030-49943-3_4openalex-snapshot
Evaluation of Directive-Based GPU Programming Models on a Block Eigensolver with Consideration of Large Sparse Matrices
inferred← citeshttps://doi.org/10.1007/978-3-030-72789-5_10openalex-snapshot
A Structured Grid Solver with Polyhedral+Dataflow Representation
inferred← citeshttps://doi.org/10.1007/978-3-030-80126-7_35openalex-snapshot
Hierarchical Roofline Performance Analysis for Deep Learning Applications
inferred← citeshttps://doi.org/10.1007/978-3-031-40843-4_36openalex-snapshot
Performance Modelling-Driven Optimization of RISC-V Hardware for Efficient SpMV
inferred← citeshttps://doi.org/10.1007/978-3-031-48803-0_15openalex-snapshot
A Performance Modelling-Driven Approach to Hardware Resource Scaling
inferred← citeshttps://doi.org/10.1007/978-3-319-10214-6_3openalex-snapshot
Analysis of Cray XC30 Performance Using Trinity-NERSC-8 Benchmarks and Comparison with Cray XE6 and IBM BG/Q
inferred← citeshttps://doi.org/10.1007/978-3-319-10214-6_9openalex-snapshot
SESH Framework: A Space Exploration Framework for GPU Application and Hardware Codesign
inferred← citeshttps://doi.org/10.1007/978-3-319-17248-4_8openalex-snapshot
Modeling Stencil Computations on Modern HPC Architectures
inferred← citeshttps://doi.org/10.1007/978-3-319-40528-5_10openalex-snapshot
Hybrid Parallel Multigrid Methods for Geodynamical Simulations
inferred← citeshttps://doi.org/10.1007/978-3-642-33078-0_36openalex-snapshot
An Insightful Program Performance Tuning Chain for GPU Computing
inferred← citeshttps://doi.org/10.1007/978-981-96-2830-8_37openalex-snapshot
Understanding the Inference Performance of Spatial Temporal Diffusion Transformer
inferred← citeshttps://doi.org/10.1007/s10766-010-0144-3openalex-snapshot
Correlating Radio Astronomy Signals with Many-Core Hardware
inferred← citeshttps://doi.org/10.1007/s42514-019-00017-5openalex-snapshot
swTensor: accelerating tensor decomposition on Sunway architecture
inferred← citeshttps://doi.org/10.1007/s42514-019-00018-4openalex-snapshot
Performance analysis of deep learning workloads using roofline trajectories
inferred← citeshttps://doi.org/10.1016/b978-0-12-818279-6.00017-7openalex-snapshot
Case study of hardware implementation
inferred← citeshttps://doi.org/10.1016/b978-0-12-818279-6.00025-6openalex-snapshot
Bibliography
inferred← citeshttps://doi.org/10.1016/j.camwa.2019.08.019openalex-snapshot
A parallel shared-memory implementation of a high-order accurate solution technique for variable coefficient Helmholtz problems
inferred← citeshttps://doi.org/10.1016/j.compfluid.2020.104788openalex-snapshot
A parallel, object-oriented framework for unsteady free-wake analysis of multi-rotor/wing systems
inferred← citeshttps://doi.org/10.1016/j.cpc.2010.07.049openalex-snapshot
Parallel hyperbolic PDE simulation on clusters: Cell versus GPU
inferred← citeshttps://doi.org/10.1016/j.future.2018.05.023openalex-snapshot
Reproducible stencil compiler benchmarks using prova!
inferred← citeshttps://doi.org/10.1016/j.future.2022.10.006openalex-snapshot
RoofSplit: An edge computing framework with heterogeneous nodes collaboration considering optimal CNN model splitting
inferred← citeshttps://doi.org/10.1016/j.ins.2020.11.013openalex-snapshot
Towards efficient canonical polyadic decomposition on sunway many-core processor
inferred← citeshttps://doi.org/10.1016/j.jpdc.2009.04.002openalex-snapshot
Optimization of a lattice Boltzmann computation on state-of-the-art multicore platforms
inferred← citeshttps://doi.org/10.1016/j.mejo.2022.105547openalex-snapshot
A hardware-efficient computing engine for FPGA-based deep convolutional neural network accelerator
inferred← citeshttps://doi.org/10.1016/j.neucom.2019.06.094openalex-snapshot
Spectral-based convolutional neural network without multiple spatial-frequency domain switchings
inferred← citeshttps://doi.org/10.1038/s41597-025-05633-1openalex-snapshot
F-DATA: A Fugaku Workload Dataset for Job-centric Predictive Modelling in HPC Systems
inferred← citeshttps://doi.org/10.1103/physreve.106.015308openalex-snapshot
Accuracy and performance of the lattice Boltzmann method with 64-bit, 32-bit, and customized 16-bit number formats
inferred← citeshttps://doi.org/10.1109/access.2020.3025550openalex-snapshot
Roofline-Model-Based Design Space Exploration for Dataflow Techniques of CNN Accelerators
inferred← citeshttps://doi.org/10.1109/aicas64808.2025.11173147openalex-snapshot
Optimizing and Exploring System Performance in Compact Processing-in-Memory-based Chips
inferred← citeshttps://doi.org/10.1109/asp-dac58780.2024.10473875openalex-snapshot
Exploiting 2.5D/3D Heterogeneous Integration for AI Computing
inferred← citeshttps://doi.org/10.1109/cahpc.2018.8645891openalex-snapshot
Mainstream vs. Emerging HPC: Metrics, Trade-Offs and Lessons Learned
inferred← citeshttps://doi.org/10.1109/ccgrid49817.2020.00-15openalex-snapshot
Benchmarking the Performance and Energy Efficiency of AI Accelerators for AI Training
inferred← citeshttps://doi.org/10.1109/ccgrid51090.2021.00065openalex-snapshot
AI-oriented Workload Allocation for Cloud-Edge Computing
inferred← citeshttps://doi.org/10.1109/ccgrid68966.2026.00030openalex-snapshot
Automated Configuration of Power-Management Knobs for Optimal HPC Job Executions
inferred← citeshttps://doi.org/10.1109/ccta49430.2022.9966179openalex-snapshot
The Syncline Model - Analyzing the Impact of Time Synchronization in Sensor Fusion
inferred← citeshttps://doi.org/10.1109/cgo.2011.5764677openalex-snapshot
Language and compiler support for auto-tuning variable-accuracy algorithms
inferred← citeshttps://doi.org/10.1109/dls51937.2020.00007openalex-snapshot
Time-Based Roofline for Deep Learning Performance Analysis
inferred← citeshttps://doi.org/10.1109/dsd51259.2020.00038openalex-snapshot
μ-Genie: A Framework for Memory-Aware Spatial Processor Architecture Co-Design Exploration
inferred← citeshttps://doi.org/10.1109/fpt.2018.00052openalex-snapshot
High Throughput CNN Accelerator Design Based on FPGA
inferred← citeshttps://doi.org/10.1109/hipc56025.2022.00030openalex-snapshot
A Portable Sparse Solver Framework for Large Matrices on Heterogeneous Architectures
inferred← citeshttps://doi.org/10.1109/hipc56025.2022.00031openalex-snapshot
Performance analysis of GPU accelerated meshfree q-LSKUM solvers in Fortran, C, Python, and Julia
inferred← citeshttps://doi.org/10.1109/hpcs48598.2019.9188144openalex-snapshot
Performance Prediction for Power-Capped Applications based on Machine Learning Algorithms
inferred← citeshttps://doi.org/10.1109/hpcsim.2013.6641452openalex-snapshot
Model-guided performance analysis of the sparse matrix-matrix multiplication
inferred← citeshttps://doi.org/10.1109/hpec.2018.8547736openalex-snapshot
A Distributed Framework for Low-Latency OpenVX over the RDMA NoC of a Clustered Manycore
inferred← citeshttps://doi.org/10.1109/iccd65941.2025.00061openalex-snapshot
AICAWS: Arithmetic Intensity Based Cache-Conscious Adaptive Warp Scheduler
inferred← citeshttps://doi.org/10.1109/iccsnt.2012.6526085openalex-snapshot
A new method of Sparse Matrix-Vector Multiplication on GPU
inferred← citeshttps://doi.org/10.1109/iccvw.2019.00251openalex-snapshot
SqueezeNAS: Fast Neural Architecture Search for Faster Semantic Segmentation
inferred← citeshttps://doi.org/10.1109/iccvw.2019.00304openalex-snapshot
Real-Time Object Detection On Low Power Embedded Platforms
inferred← citeshttps://doi.org/10.1109/icfpt47387.2019.00077openalex-snapshot
FPNet: Customized Convolutional Neural Network for FPGA Platforms
inferred← citeshttps://doi.org/10.1109/ipdps.2017.33openalex-snapshot
Optimization and Parallelization of B-Spline Based Orbital Evaluations in QMC on Multi/Many-Core Shared Memory Processors
inferred← citeshttps://doi.org/10.1109/ipdps47924.2020.00042openalex-snapshot
XSP: Across-Stack Profiling and Analysis of Machine Learning Models on GPUs
inferred← citeshttps://doi.org/10.1109/ipdps47924.2020.00071openalex-snapshot
Demystifying Tensor Cores to Optimize Half-Precision Matrix Multiply
inferred← citeshttps://doi.org/10.1109/ipdpsw.2016.157openalex-snapshot
FFT on XMT: Case Study of a Bandwidth-Intensive Regular Algorithm on a Highly-Parallel Many Core
inferred← citeshttps://doi.org/10.1109/ipdpsw50202.2020.00127openalex-snapshot
Communication Avoiding 2D Stencil Implementations over PaRSEC Task-Based Runtime
inferred← citeshttps://doi.org/10.1109/ipdpsw52791.2021.00119openalex-snapshot
Autotuning Benchmarking Techniques: A Roofline Model Case Study
inferred← citeshttps://doi.org/10.1109/ipdpsw59300.2023.00062openalex-snapshot
Toward a Modular Workflow for Network Performance Characterization
inferred← citeshttps://doi.org/10.1109/isca45697.2020.00023openalex-snapshot
Think Fast: A Tensor Streaming Processor (TSP) for Accelerating Deep Learning Workloads
inferred← citeshttps://doi.org/10.1109/isca52012.2021.00038openalex-snapshot
Accelerated Seeding for Genome Sequence Alignment with Enumerated Radix Trees
inferred← citeshttps://doi.org/10.1109/ispass.2010.5452064openalex-snapshot
Modeling memory concurrency for multi-socket multi-core systems
inferred← citeshttps://doi.org/10.1109/isvlsi.2019.00099openalex-snapshot
Accelerating Compact Convolutional Neural Networks with Multi-threaded Data Streaming
inferred← citeshttps://doi.org/10.1109/mcsoc67473.2025.00096openalex-snapshot
Design and Implementation of a BRAM-Banked Double-Buffered Matrix Multiplication Accelerator for Transformer Models on Edge FPGAs
inferred← citeshttps://doi.org/10.1109/paap.2018.00020openalex-snapshot
Roofline Model Based Performance-Aware Energy Management for Scientific Computing
inferred← citeshttps://doi.org/10.1109/sc2.2017.15openalex-snapshot
Parallelization, Modeling, and Performance Prediction in the Multi-/Many Core Area: A Systematic Literature Review
inferred← citeshttps://doi.org/10.1109/sc41405.2020.00017openalex-snapshot
Density Matrix Quantum Circuit Simulation via the BSP Machine on Modern GPU Clusters
inferred← citeshttps://doi.org/10.1109/sc41406.2024.00062openalex-snapshot
MCBound: An Online Framework to Characterize and Classify Memory/Compute-bound HPC Jobs
inferred← citeshttps://doi.org/10.1109/swc57546.2023.10449245openalex-snapshot
3PEIC: Computing Power Evaluation Framework for Distributed Heterogeneous Intelligent Computing Systems
inferred← citeshttps://doi.org/10.1109/tcad.2020.2995813openalex-snapshot
DiReCtX: Dynamic Resource-Aware CNN Reconfiguration Framework for Real-Time Mobile Applications
inferred← citeshttps://doi.org/10.1145/2835857.2835859openalex-snapshot
Performance and productivity of parallel python programming
inferred← citeshttps://doi.org/10.1145/2954680.2872412openalex-snapshot
Analyzing Behavior Specialized Acceleration
inferred← citeshttps://doi.org/10.1145/3295500.3356137openalex-snapshot
Large-batch training for LSTM and beyond
inferred← citeshttps://doi.org/10.1145/3295500.3356204openalex-snapshot
Moment representation in the lattice Boltzmann method on massively parallel hardware
inferred← citeshttps://doi.org/10.1145/3307650.3322260openalex-snapshot
Retracted on January 26, 2021 : 3D-based video recognition acceleration by leveraging temporal locality
inferred← citeshttps://doi.org/10.1145/3316480.3325518openalex-snapshot
Scalable Performance Prediction of Codes with Memory Hierarchy and Pipelines
inferred← citeshttps://doi.org/10.1145/3337801.3337813openalex-snapshot
Scaling Performance for N-Body Stream Computation with a Ring of FPGAs
inferred← citeshttps://doi.org/10.1145/3339985.3358498openalex-snapshot
Toward Modeling Cache-Miss Ratio for Dense-Data-Access-Based Optimization
inferred← citeshttps://doi.org/10.1145/3352460.3358269openalex-snapshot
Sparse Tensor Core
inferred← citeshttps://doi.org/10.1145/3354265.3354278openalex-snapshot
Benchmarking Event-Driven Neuromorphic Architectures
inferred← citeshttps://doi.org/10.1145/3357526.3357568openalex-snapshot
System evaluation of the Intel optane byte-addressable NVM
inferred← citeshttps://doi.org/10.1145/3368474.3368487openalex-snapshot
Towards GPU Acceleration of Phonon Computation with ShengBTE
inferred← citeshttps://doi.org/10.1145/3381755.3381759openalex-snapshot
Comparing Neural Accelerators & Neuromorphic Architectures The False Idol of Operations
inferred← citeshttps://doi.org/10.1145/3392717.3392752openalex-snapshot
Tools for top-down performance analysis of GPU-accelerated applications
inferred← citeshttps://doi.org/10.1145/3394277.3401847openalex-snapshot
Benchmarking of state-of-the-art HPC Clusters with a Production CFD Code
inferred← citeshttps://doi.org/10.1145/3410463.3414651openalex-snapshot
Intelligent Data Placement on Discrete GPU Nodes with Unified Memory
inferred← citeshttps://doi.org/10.1145/3410463.3414671openalex-snapshot
MEPHESTO
inferred← citeshttps://doi.org/10.1145/3437359.3465571openalex-snapshot
kEDM: A Performance-portable Implementation of Empirical Dynamic Modeling using Kokkos
inferred← citeshttps://doi.org/10.1145/3450264openalex-snapshot
Machine Learning–enabled Scalable Performance Prediction of Scientific Codes
inferred← citeshttps://doi.org/10.1145/3538645openalex-snapshot
PMU-Events-Driven DVFS Techniques for Improving Energy Efficiency of Modern Processors
inferred← citeshttps://doi.org/10.1145/3572848.3577529openalex-snapshot
Lifetime-Based Optimization for Simulating Quantum Circuits on a New Sunway Supercomputer
inferred← citeshttps://doi.org/10.1145/3595178openalex-snapshot
Cache Optimization and Performance Modeling of Batched, Small, and Rectangular Matrix Multiplication on Intel, AMD, and Fujitsu Processors
inferred← citeshttps://doi.org/10.1145/3721145.3729518openalex-snapshot
HARNESS: Holistic Resource Management for Diversely Scaled Edge Cloud Systems
inferred← citeshttps://doi.org/10.1145/3725843.3756064openalex-snapshot
Elk: Exploring the Efficiency of Inter-core Connected AI Chips with Deep Learning Compiler Techniques
inferred← citeshttps://doi.org/10.18653/v1/p19-1472openalex-snapshot
HellaSwag: Can a Machine Really Finish Your Sentence?
inferred← citeshttps://doi.org/10.2172/1988224openalex-snapshot
Optimizing Dirac Wilson Operator and linear solvers for Intel KNL
inferred← citeshttps://doi.org/10.2172/2280550openalex-snapshot
Using Likwid and Byfl to Benchmark Hardware Performance
inferred← citeshttps://doi.org/10.2200/s01004ed1v01y202004cac050openalex-snapshot
Efficient Processing of Deep Neural Networks
inferred← citeshttps://doi.org/10.23919/irs70539.2026.11549203openalex-snapshot
Multi-Objective Architecture Search for Real-Time Radar Target Detection on Embedded Systems
inferred← citeshttps://doi.org/10.25080/majora-ebaa42b7-00fopenalex-snapshot
Bringing Parallel Performance to Python with Domain-Specific Selective Embedded Just-in-Time Specialization
inferred← citeshttps://doi.org/10.25080/majora-ebaa42b7-014openalex-snapshot
Proceedings of the 10th Python in Science Conference
inferred← citeshttps://doi.org/10.32347/2411-4049.2023.2.163-193openalex-snapshot
Parallelization of numerical solutions of shallow water equations by the finite volume method for implementation on multiprocessor systems and graphics processors
inferred← citeshttps://doi.org/10.3389/fninf.2022.883742openalex-snapshot
STEPS 4.0: Fast and memory-efficient molecular simulations of neurons at the nanoscale
inferred← citeshttps://doi.org/10.4208/nmtma.2015.w10siopenalex-snapshot
Towards Textbook Efficiency for Parallel Multigrid
inferred← citeshttps://doi.org/10.5821/dissertation-2117-134613openalex-snapshot
Memory bandwidth and latency in HPC: system requirements and performance impact
inferred← citeshttps://doi.org/10.5821/dissertation-2117-95958openalex-snapshot
Leveraging performance of 3D finite difference schemes in large scientific computing simulations
inferred← citeshttps://doi.org/10.70675/2b548ac9zfc75z4a72z90dazfc0e0d1f174eopenalex-snapshot
Zip-CNN
inferred← citeshttps://doi.org/10.70675/81d6ca31z24b9z4390za1d0z2e035dc7ad16openalex-snapshot
Approche haut niveau pour l’accélération d’algorithmes sur des architectures hétérogènes CPU/GPU/FPGA. Application à la qualification des radars et des systèmes d’écoute électromagnétique
inferred← citeshttps://doi.org/10.70675/d03d8b88zde9fz47d6z9b88zb871c03d30f0openalex-snapshot
Utilisation de langages de construction matérielle pour une exploration flexible des espaces de conception sur FPGA
inferred← citeshttps://doi.org/10.70675/d5616431z1928z4641z8afcz4ae3cc485807openalex-snapshot
Efficient code generation for hardware accelerators by refining partially specified implementation
Editorial review for independent work. ICSAC — the Institute for Complexity Science and Advanced Computing — runs a structured editorial panel for researchers publishing outside journals, and publishes on CiteStamp rails. Submission is free and goes through ORCID: icsacinstitute.org/submit.