On the public citation graph
Exploiting Hardware Vulnerabilities to Attack Embedded System Devices: a Survey of Potent Microarchitectural Attacks
0 signed · 95 inferred · view as graph
Inferred edges come from two machine sources: sweeps of open repository metadata (mostly SSRN and Zenodo), and a bulk OpenAlex citation snapshot. Every row below is labelled with the one it came from. Neither is a complete citation index — absence here is not evidence of absence.
Is this your work? Sign in with ORCID and put your name on the
claims that are yours.
Reference health. See whether every reference in this work resolves to a
known work and none has been retracted — and get a dated CiteStamped
badge you can embed.
What this work says
Outgoing claims: the papers this work cites, builds on, or argues with.
inferredcites →https://doi.org/10.1007/11605805_1openalex-snapshot
Cache Attacks and Countermeasures: The Case of AES
inferredcites →https://doi.org/10.1007/978-3-319-11379-1_15openalex-snapshot
Wait a Minute! A fast, Cross-VM Attack on AES
inferredcites →https://doi.org/10.1007/978-3-319-40667-1_15openalex-snapshot
Rowhammer.js: A Remote Software-Induced Fault Attack in JavaScript
inferredcites →https://doi.org/10.1007/978-3-319-44318-8_5openalex-snapshot
Fault and Power Analysis Attack Protection Techniques for Standardized Public Key Cryptosystems
inferredcites →https://doi.org/10.1007/978-3-642-15031-9_8openalex-snapshot
New Results on Instruction Cache Attacks
inferredcites →https://doi.org/10.1007/978-3-642-29656-7openalex-snapshot
Fault Analysis in Cryptography
inferredcites →https://doi.org/10.1007/978-3-642-36095-4openalex-snapshot
Topics in Cryptology – CT-RSA 2013
inferredcites →https://doi.org/10.1007/978-3-662-53140-2_29openalex-snapshot
Curious Case of Rowhammer: Flipping Secret Exponent Bits Using Timing Analysis
inferredcites →https://doi.org/10.1007/s13389-016-0141-6openalex-snapshot
A survey of microarchitectural timing attacks and countermeasures on contemporary hardware
inferredcites →https://doi.org/10.1109/dsn.2015.58openalex-snapshot
AVATAR: A Variable-Retention-Time (VRT) Aware Refresh for DRAM Systems
inferredcites →https://doi.org/10.1109/hst.2016.7495576openalex-snapshot
A new approach for rowhammer attacks
inferredcites →https://doi.org/10.1109/isca.2014.6853210openalex-snapshot
Flipping bits in memory without accessing them: An experimental study of DRAM disturbance errors
inferredcites →https://doi.org/10.1109/sp.2011.22openalex-snapshot
Cache Games -- Bringing Access-Based Cache Attacks on AES to Practice
inferredcites →https://doi.org/10.1109/sp.2015.43openalex-snapshot
Last-Level Cache Side-Channel Attacks are Practical
inferredcites →https://doi.org/10.1109/sp.2016.63openalex-snapshot
Dedup Est Machina: Memory Deduplication as an Advanced Exploitation Vector
inferredcites →https://doi.org/10.1109/tcad.2005.855939openalex-snapshot
A digital design flow for secure integrated circuits
inferredcites →https://doi.org/10.1145/2678373.2665726openalex-snapshot
Flipping bits in memory without accessing them
inferredcites →https://doi.org/10.1145/2897845.2897867openalex-snapshot
Cross Processor Cache Attacks
inferredcites →https://doi.org/10.1145/2976749.2978360openalex-snapshot
Return-Oriented Flush-Reload Side Channels on ARM and Their Implications for Android Devices
inferredcites →https://doi.org/10.48550/arxiv.1511.08756openalex-snapshot
DRAMA: Exploiting DRAM Addressing for Cross-CPU Attacks
What points at this work
Incoming claims: where this work appears in other papers’ reference lists and arguments.
inferred← citeshttps://doi.org/10.1007/978-3-030-22263-5_80openalex-snapshot
A Survey on Attack Cases Exploiting Computer Architectural Vulnerabilities
inferred← citeshttps://doi.org/10.1007/978-3-030-25312-7_13openalex-snapshot
Design and Run-Time Aspects of Secure Cyber-Physical Systems
inferred← citeshttps://doi.org/10.1007/978-3-030-45691-7_78openalex-snapshot
Using Fuzzy Cognitive Map Approach for Assessing Cybersecurity for Telehealth Scenario
inferred← citeshttps://doi.org/10.1007/978-3-030-88040-8_11openalex-snapshot
An Investigation of Microarchitectural Cache-Based Side-Channel Attacks from a Digital Forensic Perspective: Methods of Exploits and Countermeasures
inferred← citeshttps://doi.org/10.1007/978-3-031-49266-2_32openalex-snapshot
A Rapid Review on Software Vulnerabilities and Embedded, Cyber-Physical, and IoT Systems
inferred← citeshttps://doi.org/10.1007/978-3-031-58687-3_8openalex-snapshot
Digital Twin for Secure Semiconductor Lifecycle Management
inferred← citeshttps://doi.org/10.1007/978-3-032-12876-8_31openalex-snapshot
An Experiment on Exploiting the Device Cloning Cyber-Physical Vulnerability in IoT Systems
inferred← citeshttps://doi.org/10.1007/978-3-319-99277-8_17openalex-snapshot
Automated Vulnerability Detection in Embedded Devices
inferred← citeshttps://doi.org/10.1007/978-981-16-7487-7_7openalex-snapshot
A Modern Primer on Processing in Memory
inferred← citeshttps://doi.org/10.1007/s41635-018-0047-0openalex-snapshot
SRASA: a Generalized Theoretical Framework for Security and Reliability Analysis in Computing Systems
inferred← citeshttps://doi.org/10.1016/j.cose.2021.102471openalex-snapshot
Physical fault injection and side-channel attacks on mobile devices: A comprehensive analysis
inferred← citeshttps://doi.org/10.1016/j.cose.2025.104810openalex-snapshot
Memory under siege: A comprehensive survey of side-Channel attacks on memory
inferred← citeshttps://doi.org/10.1016/j.microrel.2024.115467openalex-snapshot
Revisiting row hammer: A deep dive into understanding and resolving the issue
inferred← citeshttps://doi.org/10.1016/j.procs.2020.03.109openalex-snapshot
Classification of Logical Vulnerability Based on Group Attacking Method
inferred← citeshttps://doi.org/10.1051/matecconf/201818805005openalex-snapshot
End Node Security and Trust vulnerabilities in the Smart City Infrastructure
inferred← citeshttps://doi.org/10.1080/19393555.2019.1628325openalex-snapshot
Analysis of software vulnerability classification based on different technical parameters
inferred← citeshttps://doi.org/10.1088/1757-899x/715/1/012035openalex-snapshot
REDT: Remote exploitation detection technology for network infrastructure
inferred← citeshttps://doi.org/10.1108/ics-04-2024-0095openalex-snapshot
Addressing the necessity of cybersecurity literacy: the case of ETTCS CyberTeach project
inferred← citeshttps://doi.org/10.1109/camad59638.2023.10478410openalex-snapshot
Providing Security Assurance & Hardening for Open Source Software/Hardware: The SecOPERA approach
inferred← citeshttps://doi.org/10.1109/dft56152.2022.9962352openalex-snapshot
Is RISC-V ready for Space? A Security Perspective
inferred← citeshttps://doi.org/10.1109/dsn-s58398.2023.00042openalex-snapshot
An Experimental Analysis of RowHammer in HBM2 DRAM Chips
inferred← citeshttps://doi.org/10.1109/dsn-s60304.2024.00013openalex-snapshot
An Experimental Characterization of Combined RowHammer and RowPress Read Disturbance in Modern DRAM Chips
inferred← citeshttps://doi.org/10.1109/dsn58291.2024.00022openalex-snapshot
Read Disturbance in High Bandwidth Memory: A Detailed Experimental Study on HBM2 DRAM Chips
inferred← citeshttps://doi.org/10.1109/eurosp68448.2026.00078openalex-snapshot
High Impedance: Analysis of Publicly Disclosed Vulnerabilities in FPGA IP Cores
inferred← citeshttps://doi.org/10.1109/greentech.2018.00038openalex-snapshot
Toward a Sensor Trustworthiness Measure for Grid-Connected IoT-Enabled Smart Cities
inferred← citeshttps://doi.org/10.1109/hpca57654.2024.00048openalex-snapshot
Spatial Variation-Aware Read Disturbance Defenses: Experimental Analysis of Real DRAM Chips and Implications on Future Solutions
inferred← citeshttps://doi.org/10.1109/hpca57654.2024.00050openalex-snapshot
CoMeT: Count-Min-Sketch-based Row Tracking to Mitigate RowHammer at Low Cost
inferred← citeshttps://doi.org/10.1109/hpca61900.2025.00069openalex-snapshot
Variable Read Disturbance: An Experimental Analysis of Temporal Variation in DRAM Read Disturbance
inferred← citeshttps://doi.org/10.1109/hpca61900.2025.00070openalex-snapshot
Understanding RowHammer Under Reduced Refresh Latency: Experimental Analysis of Real DRAM Chips and Implications on Future Solutions
inferred← citeshttps://doi.org/10.1109/hpca61900.2025.00071openalex-snapshot
Chronus: Understanding and Securing the Cutting-Edge Industry Solutions to DRAM Read Disturbance
inferred← citeshttps://doi.org/10.1109/icieam51226.2021.9446350openalex-snapshot
Development of a Methodology for Providing Hardware Protection of a Computational Algorithm Based on a Local Distributed Network
inferred← citeshttps://doi.org/10.1109/iolts59296.2023.10224862openalex-snapshot
Towards Dependable RISC-V Cores for Edge Computing Devices
inferred← citeshttps://doi.org/10.1109/isca66397.2026.00113openalex-snapshot
ColumnKeeper: Efficient Solutions to the Columndisturb Vulnerability in Dram-Based Systems
inferred← citeshttps://doi.org/10.1109/isca66397.2026.00117openalex-snapshot
DejaVu: Why You Should Write to Your DRAM Rows Twice, Carefully
inferred← citeshttps://doi.org/10.1109/les.2023.3298737openalex-snapshot
Flipping Bits Like a Pro: Precise Rowhammering on Embedded Devices
inferred← citeshttps://doi.org/10.1109/micro61859.2024.00072openalex-snapshot
BreakHammer: Enhancing RowHammer Mitigations by Carefully Throttling Suspect Threads
inferred← citeshttps://doi.org/10.1109/oajpe.2023.3239186openalex-snapshot
Design of Next-Generation Cyber-Physical Energy Management Systems: Monitoring to Mitigation
inferred← citeshttps://doi.org/10.1109/rusautocon52004.2021.9537530openalex-snapshot
Implementation of a System for Protecting a Computational Algorithm Using a Local Network of Personal Computers
inferred← citeshttps://doi.org/10.1109/saci.2018.8440963openalex-snapshot
Security Concerns Towards Security Operations Centers
inferred← citeshttps://doi.org/10.1109/sepoc67005.2025.11297682openalex-snapshot
Trends and Technologies in Environmental Monitoring: A Review of Sensors, Communication, and AI-Enabled Systems
inferred← citeshttps://doi.org/10.1109/sp40000.2020.00085openalex-snapshot
Are We Susceptible to Rowhammer? An End-to-End Methodology for Cloud Providers
inferred← citeshttps://doi.org/10.1109/sp40000.2020.00090openalex-snapshot
TRRespass: Exploiting the Many Sides of Target Row Refresh
inferred← citeshttps://doi.org/10.1109/sp46214.2022.9833664openalex-snapshot
ProTRR: Principled yet Optimal In-DRAM Target Row Refresh
inferred← citeshttps://doi.org/10.1109/tcds.2021.3132282openalex-snapshot
The Challenges and Opportunities of Human-Centered AI for Trustworthy Robots and Autonomous Systems
inferred← citeshttps://doi.org/10.1109/tvlsi.2022.3171810openalex-snapshot
Processor Security: Detecting Microarchitectural Attacks via Count-Min Sketches
inferred← citeshttps://doi.org/10.1109/tvlsi.2026.3657601openalex-snapshot
A Hardware Attack Secure SRAM: A HAS-16T SRAM Cell Resistant to Side Channel Attacks and Fault-Injection Attacks
inferred← citeshttps://doi.org/10.1109/usbereit48449.2020.9117747openalex-snapshot
Generalized Analysis of Network Topology of Computing Systems By Possible Level of Protecting Of Calculating Algorithms
inferred← citeshttps://doi.org/10.1109/vts65138.2025.11022861openalex-snapshot
Revisiting DRAM Read Disturbance: Identifying Inconsistencies Between Experimental Characterization and Device-Level Studies
inferred← citeshttps://doi.org/10.1145/3167132.3167301openalex-snapshot
The security risks of power measurements in multicores
inferred← citeshttps://doi.org/10.1145/3302509.3313321openalex-snapshot
A multilevel cybersecurity and safety monitor for embedded cyber-physical systems
inferred← citeshttps://doi.org/10.1145/3407023.3407058openalex-snapshot
Subverting Linux' integrity measurement architecture
inferred← citeshttps://doi.org/10.1145/3566097.3568350openalex-snapshot
Fundamentally Understanding and Solving RowHammer
inferred← citeshttps://doi.org/10.1145/3578357.3589456openalex-snapshot
Resilient and Secure System on Chip with Rejuvenation in the Wake of Persistent Attacks
inferred← citeshttps://doi.org/10.1145/3579371.3589063openalex-snapshot
RowPress: Amplifying Read Disturbance in Modern DRAM Chips
inferred← citeshttps://doi.org/10.1145/3695053.3731030openalex-snapshot
PuDHammer: Experimental Analysis of Read Disturbance Effects of Processing-using-DRAM in Real DRAM Chips
inferred← citeshttps://doi.org/10.1145/3725843.3756022openalex-snapshot
ColumnDisturb: Understanding Column-based Read Disturbance in Real DRAM Chips and Implications for Future Systems
inferred← citeshttps://doi.org/10.1145/3725843.3756029openalex-snapshot
Understanding and Mitigating Covert Channel and Side Channel Vulnerabilities Introduced by RowHammer Defenses
inferred← citeshttps://doi.org/10.1504/ijesdf.2020.110675openalex-snapshot
Hardware-based cyber threats: attack vectors and defence techniques
inferred← citeshttps://doi.org/10.15123/uel.89ww3openalex-snapshot
An Integrated Cybersecurity Risk Management (I-CSRM) Framework for Critical Infrastructure Protection
inferred← citeshttps://doi.org/10.18260/3-1-1153-07602openalex-snapshot
Hands-on Learning of Hardware and Systems Security
inferred← citeshttps://doi.org/10.21833/ijaas.2024.02.025openalex-snapshot
The influence of job satisfaction on retention of primary healthcare professionals in Tamil Nadu
inferred← citeshttps://doi.org/10.3390/app11125458openalex-snapshot
A Survey on Machine-Learning Based Security Design for Cyber-Physical Systems
inferred← citeshttps://doi.org/10.3390/books978-3-03897-510-6openalex-snapshot
Real-Time Embedded Systems
inferred← citeshttps://doi.org/10.3390/electronics7090205openalex-snapshot
Real-Time Embedded Systems: Present and Future
inferred← citeshttps://doi.org/10.3390/electronics8020210openalex-snapshot
Design of Experiment (DOE) Analysis of System Level ESD Noise Coupling to High-Speed Memory Modules
inferred← citeshttps://doi.org/10.3390/fi15120393openalex-snapshot
Information Security Applications in Smart Cities: A Bibliometric Analysis of Emerging Research
inferred← citeshttps://doi.org/10.3390/s20113092openalex-snapshot
Anomaly Detection Trusted Hardware Sensors for Critical Infrastructure Legacy Devices
inferred← citeshttps://doi.org/10.48550/arxiv.2005.07332openalex-snapshot
A CRISPR-Cas-Inspired Mechanism for Detecting Hardware Trojans in FPGA Devices
inferred← citeshttps://doi.org/10.51594/ijmer.v6i5.1125openalex-snapshot
Strategies for protecting IT supply chains against cybersecurity threats
inferred← citeshttps://doi.org/10.5383/juspn.14.01.004openalex-snapshot
CLASSIFICATION OF LOGICAL VULNERABILITY BASED ON GROUP ATTACK METHOD
Editorial review for independent work. ICSAC — the Institute for Complexity
Science and Advanced Computing — runs a structured editorial panel for researchers
publishing outside journals, and publishes on CiteStamp rails. Submission is free
and goes through ORCID: icsacinstitute.org/submit.