On the public citation graph
Leakage energy management in cache hierarchies
0 signed · 79 inferred · view as graph
Inferred edges come from two machine sources: sweeps of open repository metadata (mostly SSRN and Zenodo), and a bulk OpenAlex citation snapshot. Every row below is labelled with the one it came from. Neither is a complete citation index — absence here is not evidence of absence.
Is this your work? Sign in with ORCID and put your name on the
claims that are yours.
Reference health. See whether every reference in this work resolves to a
known work and none has been retracted — and get a dated CiteStamped
badge you can embed.
What this work says
Outgoing claims: the papers this work cites, builds on, or argues with.
inferredcites →https://doi.org/10.1109/4.871328openalex-snapshot
A super cut-off CMOS (SCCMOS) scheme for 0.5-V supply voltage with picoampere stand-by current
inferredcites →https://doi.org/10.1109/5.371965openalex-snapshot
Trends in low-power RAM circuit technologies
inferredcites →https://doi.org/10.1109/9780470544365openalex-snapshot
Design of High-Performance Microprocessor Circuits
inferredcites →https://doi.org/10.1109/hpca.2001.903259openalex-snapshot
An integrated circuit/architecture approach to reducing leakage in deep-submicron high-performance I-caches
inferredcites →https://doi.org/10.1109/hpca.2002.995701openalex-snapshot
Tuning garbage collection in an embedded Java environment
inferredcites →https://doi.org/10.1109/t-ed.1979.19370openalex-snapshot
Alpha-particle-induced soft errors in dynamic memories
inferredcites →https://doi.org/10.1145/268806.268810openalex-snapshot
The SimpleScalar tool set, version 2.0
inferredcites →https://doi.org/10.1145/360128.360150openalex-snapshot
Dynamic zero compression for cache energy reduction
inferredcites →https://doi.org/10.1145/545214.545231openalex-snapshot
Dynamic fine-grain leakage reduction using leakage-biased bitlines
inferredcites →https://doi.org/10.5555/320080.320119openalex-snapshot
Selective cache ways: on-demand cache resource allocation
inferredcites →https://doi.org/10.5555/645988.674162openalex-snapshot
Adaptive Mode Control: A Static-Power-Efficient Cache Design
What points at this work
Incoming claims: where this work appears in other papers’ reference lists and arguments.
inferred← citeshttps://doi.org/10.1007/11572961_60openalex-snapshot
Cache Leakage Management for Multi-programming Workloads
inferred← citeshttps://doi.org/10.1007/11859802_4openalex-snapshot
Using Branch Prediction Information for Near-Optimal I-Cache Leakage
inferred← citeshttps://doi.org/10.1007/978-1-4614-0818-5_6openalex-snapshot
NBTI and Its Effect on SRAM
inferred← citeshttps://doi.org/10.1007/978-3-031-01721-6openalex-snapshot
Computer Architecture Techniques for Power-Efficiency
inferred← citeshttps://doi.org/10.1007/978-3-540-39864-6_27openalex-snapshot
Live-Cache: Exploiting Data Redundancy to Reduce Leakage Energy in a Cache Subsystem
inferred← citeshttps://doi.org/10.1007/978-3-540-45212-6_11openalex-snapshot
Energy-Conscious Memory Allocation and Deallocation for Pointer-Intensive Applications
inferred← citeshttps://doi.org/10.1007/978-3-642-32820-6_22openalex-snapshot
Dynamic Last-Level Cache Allocation to Reduce Area and Power Overhead in Directory Coherence Protocols
inferred← citeshttps://doi.org/10.1007/978-90-481-3660-5_60openalex-snapshot
Cache Memory Energy Exploitation in VLIW Architectures
inferred← citeshttps://doi.org/10.1007/s11276-014-0720-3openalex-snapshot
An energy-aware deadline-constrained message delivery in delay-tolerant networks
inferred← citeshttps://doi.org/10.1016/j.micpro.2008.05.003openalex-snapshot
Capturing and optimizing the interactions between prefetching and cache line turnoff
inferred← citeshttps://doi.org/10.1016/j.micpro.2015.05.005openalex-snapshot
A new cache replacement algorithm for last-level caches by exploiting tag-distance correlation of cache lines
inferred← citeshttps://doi.org/10.1016/j.micpro.2017.06.012openalex-snapshot
Performance linked dynamic cache tuning: A static energy reduction approach in tiled CMPs
inferred← citeshttps://doi.org/10.1016/j.suscom.2013.11.001openalex-snapshot
A survey of architectural techniques for improving cache power efficiency
inferred← citeshttps://doi.org/10.1093/ietfec/e88-a.4.862openalex-snapshot
Quantitative Evaluation of State-Preserving Leakage Reduction Algorithm for L1 Data Caches
inferred← citeshttps://doi.org/10.1109/ahs.2015.7231178openalex-snapshot
Microarchitectural optimization by means of reconfigurable and evolvable cache mappings
inferred← citeshttps://doi.org/10.1109/ahs.2017.8046380openalex-snapshot
Evaluation methodology for complex non-deterministic functions: A case study in metaheuristic optimization of caches
inferred← citeshttps://doi.org/10.1109/delta.2008.70openalex-snapshot
Improved Policies for Drowsy Caches in Embedded Processors
inferred← citeshttps://doi.org/10.1109/dsd.2008.123openalex-snapshot
Reducing Leakage through Filter Cache
inferred← citeshttps://doi.org/10.1109/emrts.2003.1212733openalex-snapshot
Scheduling techniques for reducing leakage power in hard real-time systems
inferred← citeshttps://doi.org/10.1109/iccd.2013.6657031openalex-snapshot
FlexiWay: A cache energy saving technique using fine-grained cache reconfiguration
inferred← citeshttps://doi.org/10.1109/icpp.2009.28openalex-snapshot
Using Coherence Information and Decay Techniques to Optimize L2 Cache Leakage in CMPs
inferred← citeshttps://doi.org/10.1109/ipdpsw.2015.49openalex-snapshot
Performance Constrained Static Energy Reduction Using Way-Sharing Target-Banks
inferred← citeshttps://doi.org/10.1109/isca.2018.00050openalex-snapshot
Exploring Predictive Replacement Policies for Instruction Cache and Branch Target Buffer
inferred← citeshttps://doi.org/10.1109/isvdat.2015.7208078openalex-snapshot
Power aware cache miss reduction by energy efficient victim retention
inferred← citeshttps://doi.org/10.1109/micro50266.2020.00023openalex-snapshot
CHiRP: Control-Flow History Reuse Prediction
inferred← citeshttps://doi.org/10.1109/primeasia.2010.5604932openalex-snapshot
A Variable Bitline Data Cache for low power design
inferred← citeshttps://doi.org/10.1109/socdc.2009.5423919openalex-snapshot
An Adaptive Width Data Cache for low power design
inferred← citeshttps://doi.org/10.1109/tc.2007.70770openalex-snapshot
On-Demand Solution to Minimize I-Cache Leakage Energy with Maintaining Performance
inferred← citeshttps://doi.org/10.1109/tc.2007.70816openalex-snapshot
Counter-Based Cache Replacement and Bypassing Algorithms
inferred← citeshttps://doi.org/10.1109/tc.2011.44openalex-snapshot
TACLC: Timing-Aware Cache Leakage Control for Hard Real-Time Systems
inferred← citeshttps://doi.org/10.1109/tc.2016.2529621openalex-snapshot
Statistical Cache Bypassing for Non-Volatile Memory
inferred← citeshttps://doi.org/10.1109/tc.2016.2601330openalex-snapshot
Pseudo-Differential Sensing Framework for STT-MRAM: A Cross-Layer Perspective
inferred← citeshttps://doi.org/10.1109/tcad.2005.844081openalex-snapshot
Xtream-fit: an energy-delay efficient data memory subsystem for embedded media processing
inferred← citeshttps://doi.org/10.1109/tpds.2005.57openalex-snapshot
Optimizing array-intensive applications for on-chip multiprocessors
inferred← citeshttps://doi.org/10.1109/tsusc.2018.2823542openalex-snapshot
Analysing the Role of Last Level Caches in Controlling Chip Temperature
inferred← citeshttps://doi.org/10.1109/tvlsi.2005.859474openalex-snapshot
Soft errors issues in low-power caches
inferred← citeshttps://doi.org/10.1109/tvlsi.2005.859478openalex-snapshot
Compiler-guided leakage optimization for banked scratch-pad memories
inferred← citeshttps://doi.org/10.1109/tvlsi.2005.859560openalex-snapshot
Microarchitecture-level leakage reduction with data retention
inferred← citeshttps://doi.org/10.1109/tvlsi.2005.862716openalex-snapshot
Distance-based recent use (DRU): an enhancement to instruction cache replacement policies for transition energy reduction
inferred← citeshttps://doi.org/10.1109/tvlsi.2013.2278289openalex-snapshot
MASTER: A Multicore Cache Energy-Saving Technique Using Dynamic Cache Reconfiguration
inferred← citeshttps://doi.org/10.1109/uic-atc.2012.36openalex-snapshot
Compiler Optimization to Reduce Cache Power with Victim Cache
inferred← citeshttps://doi.org/10.1145/1057661.1057727openalex-snapshot
Energy management in software-controlled multi-level memory hierarchies
inferred← citeshttps://doi.org/10.1145/1061267.1061271openalex-snapshot
IATAC: a smart predictor to turn-off L2 cache lines
inferred← citeshttps://doi.org/10.1145/1062261.1062321openalex-snapshot
Exploiting temporal locality in drowsy cache policies
inferred← citeshttps://doi.org/10.1145/1065910.1065943openalex-snapshot
An energy efficient garbage collector for java embedded devices
inferred← citeshttps://doi.org/10.1145/1066677.1066875openalex-snapshot
On designing a low-power garbage collector for java embedded devices
inferred← citeshttps://doi.org/10.1145/1070891.1065943openalex-snapshot
An energy efficient garbage collector for java embedded devices
inferred← citeshttps://doi.org/10.1145/1086519.1086529openalex-snapshot
Reducing data cache leakage energy using a compiler-based approach
inferred← citeshttps://doi.org/10.1145/1118299.1118351openalex-snapshot
Prefetching-aware cache line turnoff for saving leakage energy
inferred← citeshttps://doi.org/10.1145/1118299.1118507openalex-snapshot
Cache size selection for performance, energy and reliability of time-constrained systems
inferred← citeshttps://doi.org/10.1145/1120725.1120958openalex-snapshot
Studying interactions between prefetching and cache line turnoff
inferred← citeshttps://doi.org/10.1145/1327171.1327183openalex-snapshot
Reducing leakage in power-saving capable caches for embedded systems by using a filter cache
inferred← citeshttps://doi.org/10.1145/2187671.2187675openalex-snapshot
Recent thermal management techniques for microprocessors
inferred← citeshttps://doi.org/10.1145/3339850openalex-snapshot
Exploring the Role of Large Centralised Caches in Thermal Efficient Chip Design
inferred← citeshttps://doi.org/10.1145/782814.782828openalex-snapshot
A compiler approach for reducing data cache energy
inferred← citeshttps://doi.org/10.1145/871506.871560openalex-snapshot
Microarchitecture level power and thermal simulation considering temperature dependent leakage model
inferred← citeshttps://doi.org/10.1145/951710.951750openalex-snapshot
Performance, energy, and reliability tradeoffs in replicating hot cache lines
inferred← citeshttps://doi.org/10.1145/980152.980154openalex-snapshot
Reducing instruction cache energy consumption using a compiler-based strategy
inferred← citeshttps://doi.org/10.31274/etd-180810-3148openalex-snapshot
Dynamic cache reconfiguration based techniques for improving cache energy efficiency
inferred← citeshttps://doi.org/10.3233/978-1-61499-324-7-46openalex-snapshot
Palette: A Cache Leakage Energy Saving Technique for Green Computing
inferred← citeshttps://doi.org/10.48550/arxiv.1309.5647openalex-snapshot
A Cache-Coloring Based Technique for Saving Leakage Energy In Multitasking Systems
inferred← citeshttps://doi.org/10.5555/1870926.1871065openalex-snapshot
Investigating the impact of NBTI on different power saving cache strategies
Editorial review for independent work. ICSAC — the Institute for Complexity
Science and Advanced Computing — runs a structured editorial panel for researchers
publishing outside journals, and publishes on CiteStamp rails. Submission is free
and goes through ORCID: icsacinstitute.org/submit.