On the public citation graph

Stream-Based Computing and Future Television

0 signed · 30 inferred · view as graph

Inferred edges come from two machine sources: sweeps of open repository metadata (mostly SSRN and Zenodo), and a bulk OpenAlex citation snapshot. Every row below is labelled with the one it came from. Neither is a complete citation index — absence here is not evidence of absence.

Is this your work? Sign in with ORCID and put your name on the claims that are yours.
Claim with ORCID
Reference health. See whether every reference in this work resolves to a known work and none has been retracted — and get a dated CiteStamped badge you can embed.
See reference health

What this work says

Outgoing claims: the papers this work cites, builds on, or argues with.

inferredcites →https://doi.org/10.1093/oso/9780195075977.001.0001openalex-snapshot
Multidimensional Programming
inferredcites →https://doi.org/10.1109/4.92017openalex-snapshot
A novel ASIC design approach based on a new machine paradigm
inferredcites →https://doi.org/10.1109/71.97902openalex-snapshot
A loop transformation theory and an algorithm to maximize parallelism
inferredcites →https://doi.org/10.1109/76.388062openalex-snapshot
Cheops: a reconfigurable data-flow system for video processing
inferredcites →https://doi.org/10.1109/78.295199openalex-snapshot
Memory management for dataflow programming of multirate signal processing algorithms
inferredcites →https://doi.org/10.1109/cicc.1994.379759openalex-snapshot
A 1.5 GIPS video signal processor (VSP)
inferredcites →https://doi.org/10.1109/icassp.1993.319153openalex-snapshot
Representing and exploiting data parallelism using multidimensional dataflow diagrams
inferredcites →https://doi.org/10.1109/isca.1992.753334openalex-snapshot
Evaluation of the WM Architecture
inferredcites →https://doi.org/10.1109/tc.1972.5009071openalex-snapshot
Some Computer Organizations and Their Effectiveness
inferredcites →https://doi.org/10.1117/12.206216openalex-snapshot
Hardware architecture for rapid generation of electro-holographic fringe patterns
inferredcites →https://doi.org/10.1145/327070.327117openalex-snapshot
PIPE
inferredcites →https://doi.org/10.1145/327070.327368openalex-snapshot
Methods for handling structures in data-flow systems
inferredcites →https://doi.org/10.1145/36177.36203openalex-snapshot
The ZS-1 central processor
inferredcites →https://doi.org/10.1145/800046.801641openalex-snapshot
Implementing streams on a data flow computer system with paged memory
inferredcites →https://doi.org/10.1147/rd.191.0012openalex-snapshot
Stream Processing Functions
inferredcites →https://doi.org/10.21236/ada213863openalex-snapshot
A Signal Processing Language for Coarse Grain Data flow Multiprocessors
inferredcites →https://doi.org/10.5594/j09591openalex-snapshot
Object-Oriented Television
inferredcites →https://doi.org/10.5594/j09631openalex-snapshot
The IBM Power Visualization System: A Digital Post-Production Suite in a Box
inferredcites →https://doi.org/10.5860/choice.31-1559openalex-snapshot
Advanced computer architecture: parallelism, scalability, programmability

What points at this work

Incoming claims: where this work appears in other papers’ reference lists and arguments.

inferred← citeshttps://doi.org/10.1016/s0167-8191(97)00088-4openalex-snapshot
A system for parallel media processing
inferred← citeshttps://doi.org/10.1109/asap.1997.606839openalex-snapshot
An approach for quantitative analysis of application-specific dataflow architectures
inferred← citeshttps://doi.org/10.1109/dasc.1997.636191openalex-snapshot
A process direction for common avionics developments using commercial hardware and software components: the avionics systems engineering challenge
inferred← citeshttps://doi.org/10.1109/date.1998.655846openalex-snapshot
Stream communication between real-time tasks in a high-performance multiprocessor
inferred← citeshttps://doi.org/10.1109/iccd.1997.628864openalex-snapshot
PROPHID: a heterogeneous multi-processor architecture for multimedia
inferred← citeshttps://doi.org/10.1109/ipdps.2005.374openalex-snapshot
Reconfigurable Address Generators for Stream-Based Computation Implemented on FPGAs
inferred← citeshttps://doi.org/10.1109/tsp.2002.800830openalex-snapshot
Multidimensional synchronous dataflow
inferred← citeshttps://doi.org/10.1117/1.1579488openalex-snapshot
Using field programmable gate arrays to scale up the speed of holographic video computation
inferred← citeshttps://doi.org/10.1147/sj.353.0337openalex-snapshot
Multimedia based on object models: Some whys and hows
inferred← citeshttps://doi.org/10.32920/ryerson.14647689openalex-snapshot
Architecture synthesis methodology of run-time reconfigurable multi-task and multi-mode systems with self-assembling micro-architecture
inferred← citeshttps://doi.org/10.32920/ryerson.14647689.v1openalex-snapshot
Architecture synthesis methodology of run-time reconfigurable multi-task and multi-mode systems with self-assembling micro-architecture
Editorial review for independent work. ICSAC — the Institute for Complexity Science and Advanced Computing — runs a structured editorial panel for researchers publishing outside journals, and publishes on CiteStamp rails. Submission is free and goes through ORCID: icsacinstitute.org/submit.