On the public citation graph

A novel ASIC design approach based on a new machine paradigm

https://doi.org/10.1109/4.92017

0 signed · 58 inferred · view as graph

Inferred edges come from two machine sources: sweeps of open repository metadata (mostly SSRN and Zenodo), and a bulk OpenAlex citation snapshot. Every row below is labelled with the one it came from. Neither is a complete citation index — absence here is not evidence of absence.

Is this your work? Sign in with ORCID and put your name on the claims that are yours.

Claim with ORCID

Reference health. See whether every reference in this work resolves to a known work and none has been retracted — and get a dated CiteStamped badge you can embed.

See reference health

What this work says

Outgoing claims: the papers this work cites, builds on, or argues with.

inferredcites →https://doi.org/10.1109/cmpeur.1989.93471openalex-snapshot

MOM-map-oriented machine-a partly custom-designed architecture compared to standard hardware

inferredcites →https://doi.org/10.1109/dac.1982.1585574openalex-snapshot

A Deterministic Finite Automaton Approach to Design Rule Checking for VLSI

inferredcites →https://doi.org/10.1109/tec.1961.5219222openalex-snapshot

An Algorithm for Path Connections and Its Applications

What points at this work

Incoming claims: where this work appears in other papers’ reference lists and arguments.

inferred← citeshttps://doi.org/10.1007/0-387-27705-6_11openalex-snapshot

Morphware and Configware

inferred← citeshttps://doi.org/10.1007/3-540-57091-8_46openalex-snapshot

Novel high performance machine paradigms and fast-turnaround ASIC design methods: A consequence of, and, a challenge to, field-programmable logic

inferred← citeshttps://doi.org/10.1007/3-540-58419-6_85openalex-snapshot

A new FPGA architecture for word-oriented datapaths

inferred← citeshttps://doi.org/10.1007/3-540-58419-6_89openalex-snapshot

Data-procedural languages for FPL-based machines

inferred← citeshttps://doi.org/10.1007/3-540-60294-1_138openalex-snapshot

Classification and performance of reconfigurable architectures

inferred← citeshttps://doi.org/10.1007/3-540-61730-2_7openalex-snapshot

Costum computing machines vs. Hardware/Software Co-Design: From a globalized point of view

inferred← citeshttps://doi.org/10.1007/3-540-63465-7_233openalex-snapshot

The Java Environment for Reconfigurable Computing

inferred← citeshttps://doi.org/10.1007/978-1-4615-2287-4openalex-snapshot

Co-Synthesis of Hardware and Software for Digital Embedded Systems

inferred← citeshttps://doi.org/10.1007/978-3-030-79774-4_2openalex-snapshot

CGRA Background and Related Work

inferred← citeshttps://doi.org/10.1007/978-3-030-79774-4_3openalex-snapshot

Concept of the Blocks Architecture

inferred← citeshttps://doi.org/10.1007/978-3-031-22677-9_19openalex-snapshot

MatGraph: An Energy-Efficient and Flexible CGRA Engine for Matrix-Based Graph Analytics

inferred← citeshttps://doi.org/10.1007/978-3-031-36650-5_2openalex-snapshot

CGRA-Hintergrund und verwandte Arbeiten

inferred← citeshttps://doi.org/10.1007/978-3-031-36650-5_3openalex-snapshot

Konzept der Blocks-Architektur

inferred← citeshttps://doi.org/10.1016/s1383-7621(03)00073-0openalex-snapshot

Configware and morphware going mainstream

inferred← citeshttps://doi.org/10.1023/a:1025651132236openalex-snapshot

The Universal Configurable Block/Machine— An Approach for a Configurable SoC-Architecture

inferred← citeshttps://doi.org/10.1088/1674-4926/41/2/021401openalex-snapshot

Architecture, challenges and applications of dynamic reconfigurable computing

inferred← citeshttps://doi.org/10.1109/79.708541openalex-snapshot

The flexibility of configurable computing

inferred← citeshttps://doi.org/10.1109/acac.2000.824328openalex-snapshot

Reconfigurable computing based on universal configurable blocks-a new approach for supporting performance- and realtime-dominated applications

inferred← citeshttps://doi.org/10.1109/asap.1994.331785openalex-snapshot

A dynamically reconfigurable wavefront array architecture for evaluation of expressions

inferred← citeshttps://doi.org/10.1109/asap.1996.542822openalex-snapshot

A synthesis system for bus-based wavefront array architectures

inferred← citeshttps://doi.org/10.1109/aspdac.1995.486359openalex-snapshot

A datapath synthesis system for the reconfigurable datapath architecture

inferred← citeshttps://doi.org/10.1109/aspdac.2001.913368openalex-snapshot

Coarse grain reconfigurable architectures

inferred← citeshttps://doi.org/10.1109/date.2001.915091openalex-snapshot

A decade of reconfigurable computing: a visionary retrospective

inferred← citeshttps://doi.org/10.1109/dsd.2001.952125openalex-snapshot

Reconfigurable computing: a new business model-and its impact on SoC design

inferred← citeshttps://doi.org/10.1109/fpga.1994.315602openalex-snapshot

A reconfigurable data-driven ALU for Xputers

inferred← citeshttps://doi.org/10.1109/fpl.2019.00013openalex-snapshot

Blocks: Redesigning Coarse Grained Reconfigurable Architectures for Energy Efficiency

inferred← citeshttps://doi.org/10.1109/hicss.1997.663167openalex-snapshot

A two-level co-design framework for Xputer-based data-driven reconfigurable accelerators

inferred← citeshttps://doi.org/10.1109/icecs.2002.1046294openalex-snapshot

Trends in reconfigurable logic and reconfigurable computing

inferred← citeshttps://doi.org/10.1109/icecs.2002.1046298openalex-snapshot

Memory addressing organization for stream-based reconfigurable computing

inferred← citeshttps://doi.org/10.1109/iciss.1996.552407openalex-snapshot

A general approach in system design integrating reconfigurable accelerators

inferred← citeshttps://doi.org/10.1109/icpr.1992.202173openalex-snapshot

A low-cost architecture for real-time processing and analysis of binary images

inferred← citeshttps://doi.org/10.1109/imcec55388.2022.10019978openalex-snapshot

MLMap: A Multilevel Mapping Flow for Coarse Grained Reconfigurable Architecture

inferred← citeshttps://doi.org/10.1109/ipdps.2003.1213312openalex-snapshot

Are we really ready for the breakthrough? [morphware]

inferred← citeshttps://doi.org/10.1109/northc.1993.505038openalex-snapshot

FPGA computer architectures

inferred← citeshttps://doi.org/10.1109/samos.2016.7818353openalex-snapshot

Coarse grained reconfigurable architectures in the past 25 years: Overview and classification

inferred← citeshttps://doi.org/10.1109/tcad.2021.3120541openalex-snapshot

Blocks: Challenging SIMDs and VLIWs With a Reconfigurable Architecture

inferred← citeshttps://doi.org/10.1109/tpds.2020.2989149openalex-snapshot

Towards Higher Performance and Robust Compilation for CGRA Modulo Scheduling

inferred← citeshttps://doi.org/10.1109/tvlsi.2015.2504871openalex-snapshot

Streaming Elements for FPGA Signal and Image Processing Accelerators

inferred← citeshttps://doi.org/10.1117/12.255824openalex-snapshot

Codesign and high-performance computing: scenes and crisis

inferred← citeshttps://doi.org/10.1145/224818.224959openalex-snapshot

A datapath synthesis system for the reconfigurable datapath architecture

inferred← citeshttps://doi.org/10.1145/3357375openalex-snapshot

A Survey of Coarse-Grained Reconfigurable Architecture and Design

inferred← citeshttps://doi.org/10.1145/3526241.3530382openalex-snapshot

HetGraph: A High Performance CPU-CGRA Architecture for Matrix-based Graph Analytics

inferred← citeshttps://doi.org/10.1145/3613424.3614246openalex-snapshot

Towards Efficient Control Flow Handling in Spatial Architecture via Architecting the Control Flow Plane

inferred← citeshttps://doi.org/10.1145/3699514openalex-snapshot

A Survey on Architectures, Hardware Acceleration and Challenges for In-Network Computing

inferred← citeshttps://doi.org/10.1145/370155.370535openalex-snapshot

Coarse grain reconfigurable architecture (embedded tutorial)

inferred← citeshttps://doi.org/10.1145/977091.977144openalex-snapshot

The digital divide of computing

inferred← citeshttps://doi.org/10.1360/ssi-2020-0130openalex-snapshot

Reconfigurable computing: toward software defined chips

inferred← citeshttps://doi.org/10.1360/ssi-2021-0163openalex-snapshot

Review and thoughts on the development of computing architecture

inferred← citeshttps://doi.org/10.15760/etd.6587openalex-snapshot

The Design, Realization and Testing of the ILU of the CCM2 Using FPGA Technology

inferred← citeshttps://doi.org/10.22215/etd/2005-06214openalex-snapshot

Mapping to coarse grain reconfigurable arrays using evolutionary algorithms

inferred← citeshttps://doi.org/10.3390/electronics10060669openalex-snapshot

Coarse-Grained Reconfigurable Computing with the Versat Architecture

inferred← citeshttps://doi.org/10.5555/367072.367839openalex-snapshot

A decade of reconfigurable computing: a visionary retrospective

inferred← citeshttps://doi.org/10.5594/j00565openalex-snapshot

Stream-Based Computing and Future Television

inferred← citeshttps://doi.org/10.5594/m00482openalex-snapshot

Stream-Based Computing and Future Television

inferred← citeshttps://doi.org/10.70675/5e698829zdd4dz469ez9ab3z2d0baf625238openalex-snapshot

Integrated Programmable-Array accelerator to design heterogeneous ultra-low power manycore architectures

Editorial review for independent work. ICSAC — the Institute for Complexity Science and Advanced Computing — runs a structured editorial panel for researchers publishing outside journals, and publishes on CiteStamp rails. Submission is free and goes through ORCID: icsacinstitute.org/submit.