On the public citation graph

Optimizing Remote Accesses for Offloaded Kernels: Application to High-Level Synthesis for FPGA

https://doi.org/10.7873/date.2013.127

0 signed · 48 inferred · view as graph

Inferred edges come from two machine sources: sweeps of open repository metadata (mostly SSRN and Zenodo), and a bulk OpenAlex citation snapshot. Every row below is labelled with the one it came from. Neither is a complete citation index — absence here is not evidence of absence.

Is this your work? Sign in with ORCID and put your name on the claims that are yours.

Claim with ORCID

Reference health. See whether every reference in this work resolves to a known work and none has been retracted — and get a dated CiteStamped badge you can embed.

See reference health

What this work says

Outgoing claims: the papers this work cites, builds on, or argues with.

inferredcites →https://doi.org/10.1007/978-0-387-09671-1openalex-snapshot

Compilation Techniques for Reconfigurable Architectures

inferredcites →https://doi.org/10.1007/978-1-4020-8588-8openalex-snapshot

High-Level Synthesis: from Algorithm to Digital Circuit

inferredcites →https://doi.org/10.1007/978-1-4615-4337-4openalex-snapshot

Loop Tiling for Parallelism

inferredcites →https://doi.org/10.1007/978-3-540-71528-3_11openalex-snapshot

Finding and Applying Loop Transformations for Generating Optimized FPGA Implementations

inferredcites →https://doi.org/10.1007/978-3-642-00722-4_17openalex-snapshot

Precise Management of Scratchpad Memories for Localising Array Accesses in Scientific Codes

inferredcites →https://doi.org/10.1007/bf01407931openalex-snapshot

Dataflow analysis of array and scalar references

inferredcites →https://doi.org/10.1016/s0167-8191(97)00089-6openalex-snapshot

Memory size reduction through storage order optimization for embedded parallel multimedia applications

inferredcites →https://doi.org/10.1051/ro/1988220302431openalex-snapshot

Parametric integer programming

inferredcites →https://doi.org/10.1109/asap.2010.5540967openalex-snapshot

Optimizing DDR-SDRAM communications at C-level for automatically-generated hardware accelerators an experience with the Altera C2H HLS tool

inferredcites →https://doi.org/10.1109/icvd.2003.1183177openalex-snapshot

SPARK: a high-level synthesis framework for applying parallelizing compiler transformations

inferredcites →https://doi.org/10.1109/pact.2005.13openalex-snapshot

Communication optimizations for fine-grained UPC applications

inferredcites →https://doi.org/10.1109/tc.2005.167openalex-snapshot

Lattice-Based Memory Allocation

inferredcites →https://doi.org/10.1145/1065944.1065948openalex-snapshot

Effective communication coalescing for data-parallel applications

inferredcites →https://doi.org/10.1145/1230800.1230807openalex-snapshot

DRDU

inferredcites →https://doi.org/10.1145/1345206.1345210openalex-snapshot

Automatic data movement and computation mapping for multi-level parallel architectures with explicitly managed memories

inferredcites →https://doi.org/10.1145/1735688.1735698openalex-snapshot

A mapping path for multi-GPGPU accelerated computers from a portable high level programming abstraction

inferredcites →https://doi.org/10.1145/2024724.2024937openalex-snapshot

A reuse-aware prefetching scheme for scratchpad memory

inferredcites →https://doi.org/10.1145/513918.514077openalex-snapshot

Compiler-directed scratch pad memory hierarchy design and management

inferredcites →https://doi.org/10.5555/522344.825714openalex-snapshot

Scanning polyhedra without Do-loops

What points at this work

Incoming claims: where this work appears in other papers’ reference lists and arguments.

inferred← citeshttps://doi.org/10.1007/978-3-642-37658-0_17openalex-snapshot

Beyond Do Loops: Data Transfer Generation with Convex Array Regions

inferred← citeshttps://doi.org/10.1007/978-3-662-46663-6_8openalex-snapshot

Exact and Approximated Data-Reuse Optimizations for Tiling with Parametric Sizes

inferred← citeshttps://doi.org/10.1007/s11265-017-1229-7openalex-snapshot

Loop Parallelization Techniques for FPGA Accelerator Synthesis

inferred← citeshttps://doi.org/10.1080/00051144.2024.2301888openalex-snapshot

Study and evaluation of automatic offloading for function blocks of applications

inferred← citeshttps://doi.org/10.1080/17445760.2021.1916020openalex-snapshot

Automatic offloading method of loop statements of software to FPGA

inferred← citeshttps://doi.org/10.1080/17445760.2021.1971666openalex-snapshot

Study and evaluation of automatic GPU offloading method from various language applications

inferred← citeshttps://doi.org/10.1080/17445760.2022.2088749openalex-snapshot

Study and evaluation of optimum location deployment for environment adaptive applications

inferred← citeshttps://doi.org/10.1080/17445760.2023.2242639openalex-snapshot

Study and evaluation of FPGA reconfiguration during service operation for environment-adaptive software

inferred← citeshttps://doi.org/10.1080/17445760.2025.2450669openalex-snapshot

Study and evaluation of quantum computer automatic offloading of specific calculation processing for environmental adaptation

inferred← citeshttps://doi.org/10.1109/asap.2017.7995273openalex-snapshot

Hardware design and analysis of efficient loop coarsening and border handling for image processing

inferred← citeshttps://doi.org/10.1109/fpt.2013.6718367openalex-snapshot

Derivation of efficient FSM from loop nests

inferred← citeshttps://doi.org/10.1109/memocode51338.2020.9315179openalex-snapshot

Real-time Scheduling of I/O Transfers for Massively Parallel Processor Arrays

inferred← citeshttps://doi.org/10.1109/scam.2013.6648190openalex-snapshot

GeCoS: A framework for prototyping custom hardware design flows

inferred← citeshttps://doi.org/10.1109/tbdata.2021.3139069openalex-snapshot

A Structured Approach Towards Big Data Identification

inferred← citeshttps://doi.org/10.1109/tvlsi.2018.2817159openalex-snapshot

Data Reuse Buffer Synthesis Using the Polyhedral Model

inferred← citeshttps://doi.org/10.1145/2435264.2435273openalex-snapshot

Polyhedral-based data reuse optimization for configurable computing

inferred← citeshttps://doi.org/10.1145/2458523.2458528openalex-snapshot

Memory reuse optimizations in the R-Stream compiler

inferred← citeshttps://doi.org/10.1145/2628071.2671425openalex-snapshot

Data-reuse Optimizations for pipelined Tiling with Parametric Tile Sizes

inferred← citeshttps://doi.org/10.1145/2675359openalex-snapshot

Improving Multibank Memory Access Parallelism with Lattice-Based Partitioning

inferred← citeshttps://doi.org/10.1145/2967938.2967969openalex-snapshot

A DSL Compiler for Accelerating Image Processing Pipelines on FPGAs

inferred← citeshttps://doi.org/10.1145/3061639.3062208openalex-snapshot

Bandwidth Optimization Through On-Chip Memory Restructuring for HLS

inferred← citeshttps://doi.org/10.1145/3084540openalex-snapshot

DawnCC

inferred← citeshttps://doi.org/10.1145/3162017openalex-snapshot

Optimizing Affine Control With Semantic Factorizations

inferred← citeshttps://doi.org/10.1145/3446804.3446847openalex-snapshot

Data-aware process networks

inferred← citeshttps://doi.org/10.1145/3487212.3487349openalex-snapshot

LION

inferred← citeshttps://doi.org/10.12792/jjiiae.12.1.48openalex-snapshot

Evaluation of Reconfiguration Steps on Operation for Environment Adaptive Software

inferred← citeshttps://doi.org/10.48550/arxiv.1408.5870openalex-snapshot

Enabling FPGAs for the Masses

inferred← citeshttps://doi.org/10.48550/arxiv.2010.08916openalex-snapshot

Optimizing Memory Performance of Xilinx FPGAs under Vitis

inferred← citeshttps://doi.org/10.48550/arxiv.2010.11999openalex-snapshot

Exploring the Impact of Affine Loop Transformations in Qubit Allocation

Editorial review for independent work. ICSAC — the Institute for Complexity Science and Advanced Computing — runs a structured editorial panel for researchers publishing outside journals, and publishes on CiteStamp rails. Submission is free and goes through ORCID: icsacinstitute.org/submit.