On the public citation graph
Reliability-Driven Task Mapping for Lifetime Extension of Networks-on-Chip Based Multiprocessor Systems
0 signed · 45 inferred · view as graph
Inferred edges come from two machine sources: sweeps of open repository metadata (mostly SSRN and Zenodo), and a bulk OpenAlex citation snapshot. Every row below is labelled with the one it came from. Neither is a complete citation index — absence here is not evidence of absence.
Is this your work? Sign in with ORCID and put your name on the
claims that are yours.
Reference health. See whether every reference in this work resolves to a
known work and none has been retracted — and get a dated CiteStamped
badge you can embed.
What points at this work
Incoming claims: where this work appears in other papers’ reference lists and arguments.
inferred← citeshttps://doi.org/10.1007/978-3-030-52017-5_10openalex-snapshot
Resource Management for Improving Overall Reliability of Multi-Processor Systems-on-Chip
inferred← citeshttps://doi.org/10.1007/978-3-319-25279-7_1openalex-snapshot
Dynamic Programming-Based Lifetime Reliability Optimization in Networks-on-Chip
inferred← citeshttps://doi.org/10.1007/978-3-319-69374-3_3openalex-snapshot
Literature Survey on System-Level Optimizations Techniques
inferred← citeshttps://doi.org/10.1007/978-3-319-69374-3_4openalex-snapshot
Reliability and Energy-Aware Platform-Based Multiprocessor Design
inferred← citeshttps://doi.org/10.1007/978-981-15-6401-7_11-1openalex-snapshot
Fault Tolerant Architectures
inferred← citeshttps://doi.org/10.1007/978-981-97-9314-3_11openalex-snapshot
Fault Tolerant Architectures
inferred← citeshttps://doi.org/10.1007/s11227-021-03650-6openalex-snapshot
Mapping techniques in multicore processors: current and future trends
inferred← citeshttps://doi.org/10.1016/j.future.2013.06.016openalex-snapshot
Communication and migration energy aware task mapping for reliable multiprocessor systems
inferred← citeshttps://doi.org/10.1016/j.vlsi.2017.08.009openalex-snapshot
Recent advances in EM and BTI induced reliability modeling, analysis and optimization (invited)
inferred← citeshttps://doi.org/10.1109/ahs.2014.6880182openalex-snapshot
Increasing multiprocessor lifetime by Youngest-First Round-Robin core gating patterns
inferred← citeshttps://doi.org/10.1109/cases.2013.6662505openalex-snapshot
Aging-aware hardware-software task partitioning for reliable reconfigurable multiprocessor systems
inferred← citeshttps://doi.org/10.1109/dft.2013.6653583openalex-snapshot
Run-time mapping for reliable many-cores based on energy/performance trade-offs
inferred← citeshttps://doi.org/10.1109/fdl.2017.8303900openalex-snapshot
Runtime task mapping for lifetime budgeting in many-core systems
inferred← citeshttps://doi.org/10.1109/hpcsim.2015.7237093openalex-snapshot
Investigation of DVFS based dynamic reliability management for chip multiprocessors
inferred← citeshttps://doi.org/10.1109/iccd.2014.6974677openalex-snapshot
A lightweight and open-source framework for the lifetime estimation of multicore systems
inferred← citeshttps://doi.org/10.1109/iolts.2019.8854454openalex-snapshot
Towards Scalable Lifetime Reliability Management for Dark Silicon Manycore Systems
inferred← citeshttps://doi.org/10.1109/isqed.2015.7085457openalex-snapshot
Trading-off system load and communication in mapping heuristics for improving NoC-based MPSoCs reliability
inferred← citeshttps://doi.org/10.1109/isvlsi.2016.40openalex-snapshot
Reliable Many-Core System-on-Chip Design Using K-Node Fault Tolerant Graphs
inferred← citeshttps://doi.org/10.1109/tc.2015.2506571openalex-snapshot
Adaptive Routing Algorithms for Lifetime Reliability Optimization in Network-on-Chip
inferred← citeshttps://doi.org/10.1109/tc.2017.2769044openalex-snapshot
Reliability Optimization on Multi-Core Systems with Multi-Tasking and Redundant Multi-Threading
inferred← citeshttps://doi.org/10.1109/tc.2019.2935042openalex-snapshot
Improving Availability of Multicore Real-Time Systems Suffering Both Permanent and Transient Faults
inferred← citeshttps://doi.org/10.1109/tc.2019.2935446openalex-snapshot
Power- and Cache-Aware Task Mapping with Dynamic Power Budgeting for Many-Cores
inferred← citeshttps://doi.org/10.1109/tc.2020.3006571openalex-snapshot
Longevity Framework: Leveraging Online Integrated Aging-Aware Hierarchical Mapping and VF-Selection for Lifetime Reliability Optimization in Manycore Processors
inferred← citeshttps://doi.org/10.1109/tcad.2018.2883990openalex-snapshot
Online Resource Management for Improving Reliability of Real-Time Systems on “Big–Little” Type MPSoCs
inferred← citeshttps://doi.org/10.1109/tetc.2023.3238708openalex-snapshot
NeuSB: A Scalable Interconnect Architecture for Spiking Neuromorphic Hardware
inferred← citeshttps://doi.org/10.1109/tmscs.2016.2627541openalex-snapshot
Exploiting Heterogeneity for Aging-Aware Load Balancing in Mobile Platforms
inferred← citeshttps://doi.org/10.1109/tpds.2015.2412137openalex-snapshot
Reliability and Energy-Aware Mapping and Scheduling of Multimedia Applications on Multiprocessor Systems
inferred← citeshttps://doi.org/10.1109/tr.2020.2981419openalex-snapshot
DRHEFT: Deadline-Constrained Reliability-Aware HEFT Algorithm for Real-Time Heterogeneous MPSoC Systems
inferred← citeshttps://doi.org/10.1109/tvlsi.2014.2367108openalex-snapshot
A Flexible Energy- and Reliability-Aware Application Mapping for NoC-Based Reconfigurable Architectures
inferred← citeshttps://doi.org/10.1109/tvlsi.2016.2631724openalex-snapshot
Reliability Improvement of Hardware Task Graphs via Configuration Early Fetch
inferred← citeshttps://doi.org/10.1109/tvlsi.2017.2669144openalex-snapshot
Improving System-Level Lifetime Reliability of Multicore Soft Real-Time Systems
inferred← citeshttps://doi.org/10.1109/tvlsi.2017.2707401openalex-snapshot
Energy and Lifetime Optimizations for Dark Silicon Manycore Microprocessor Considering Both Hard and Soft Errors
inferred← citeshttps://doi.org/10.1109/vlsi-soc.2014.7004156openalex-snapshot
Dynamic programming-based lifetime aware adaptive routing algorithm for Network-on-Chip
inferred← citeshttps://doi.org/10.1109/vts50974.2021.9441050openalex-snapshot
Special Session: Reliability Analysis for AI/ML Hardware
inferred← citeshttps://doi.org/10.1142/s0218126620501674openalex-snapshot
Makespan–Cost–Reliability-Optimized Workflow Scheduling Using Evolutionary Techniques in Clouds
inferred← citeshttps://doi.org/10.1145/3055512openalex-snapshot
Fault-Tolerant Dynamic Task Mapping and Scheduling for Network-on-Chip-Based Multicore Platform
inferred← citeshttps://doi.org/10.23919/date.2017.7927031openalex-snapshot
An on-line framework for improving reliability of real-time systems on “big-little” type MPSoCs
inferred← citeshttps://doi.org/10.23919/date.2018.8342153openalex-snapshot
HiMap: A hierarchical mapping approach for enhancing lifetime reliability of dark silicon manycore systems
inferred← citeshttps://doi.org/10.32657/10356/144282openalex-snapshot
Scalable techniques for extending lifetime reliability of manycore systems
inferred← citeshttps://doi.org/10.3390/jlpea11010007openalex-snapshot
Reliability-Aware Resource Management in Multi-/Many-Core Systems: A Perspective Paper
inferred← citeshttps://doi.org/10.3390/jlpea13020036openalex-snapshot
AMA: An Ageing Task Migration Aware for High-Performance Computing
inferred← citeshttps://doi.org/10.70675/63aa3768zd047z4e8azb8c7z7ecb26824589openalex-snapshot
Run-Time Management for Energy Efficiency of Cluster-Based Multi/Many Core Systems
inferred← citeshttps://doi.org/10.70675/ec20cef5zb766z460cza6d1ze9b7d7b936b7openalex-snapshot
Exploration architecturale pour la tolérance aux fautes
Editorial review for independent work. ICSAC — the Institute for Complexity
Science and Advanced Computing — runs a structured editorial panel for researchers
publishing outside journals, and publishes on CiteStamp rails. Submission is free
and goes through ORCID: icsacinstitute.org/submit.