On the public citation graph
Time-critical computing on a single-chip massively parallel processor
0 signed · 151 inferred · view as graph
Inferred edges come from two machine sources: sweeps of open repository metadata (mostly SSRN and Zenodo), and a bulk OpenAlex citation snapshot. Every row below is labelled with the one it came from. Neither is a complete citation index — absence here is not evidence of absence.
Is this your work? Sign in with ORCID and put your name on the
claims that are yours.
Reference health. See whether every reference in this work resolves to a
known work and none has been retracted — and get a dated CiteStamped
badge you can embed.
What this work says
Outgoing claims: the papers this work cites, builds on, or argues with.
inferredcites →https://doi.org/10.1007/3-540-55639-7_21openalex-snapshot
System support for time-critical applications
inferredcites →https://doi.org/10.1007/978-3-642-28293-5_9openalex-snapshot
Deterministic Execution Model on COTS Hardware
inferredcites →https://doi.org/10.1007/s11241-007-9032-3openalex-snapshot
Timing predictability of cache replacement policies
inferredcites →https://doi.org/10.1109/18.61109openalex-snapshot
A calculus for network delay. I. Network elements in isolation
inferredcites →https://doi.org/10.1109/5.469298openalex-snapshot
Service disciplines for guaranteed performance service in packet-switching networks
inferredcites →https://doi.org/10.1109/tc.1977.1674865openalex-snapshot
On the Effective Bandwidth of Parallel Memories
inferredcites →https://doi.org/10.1109/tcad.2009.2013287openalex-snapshot
Memory Hierarchies, Pipelines, and Buses for Future Architectures in Time-Critical Embedded Systems
inferredcites →https://doi.org/10.1126/science.220.4598.671openalex-snapshot
Optimization by Simulated Annealing
inferredcites →https://doi.org/10.1145/1450095.1450110openalex-snapshot
Efficiency and scalability of barrier synchronization on NoC based many-core architectures
inferredcites →https://doi.org/10.1145/1879021.1879047openalex-snapshot
A unifying view of loosely time-triggered architectures
inferredcites →https://doi.org/10.1145/2370816.2370869openalex-snapshot
A software memory partition approach for eliminating bank-level interference in multicore systems
inferredcites →https://doi.org/10.5555/1874620.1874761openalex-snapshot
Flow regulation for on-chip communication
inferredcites →https://doi.org/10.5555/2555754.2555771openalex-snapshot
Scheduling of mixed-criticality applications on resource-sharing multicore systems
What points at this work
Incoming claims: where this work appears in other papers’ reference lists and arguments.
inferred← citeshttps://doi.org/10.1002/9781119818298.ch2openalex-snapshot
A Qualitative Approach to Many‐core Architecture
inferred← citeshttps://doi.org/10.1002/9781119818298.ch3openalex-snapshot
The Plural Many‐core Architecture – High Performance at Low Power
inferred← citeshttps://doi.org/10.1002/cpe.3892openalex-snapshot
CAP Bench: a benchmark suite for performance and energy evaluation of low‐power many‐core processors
inferred← citeshttps://doi.org/10.1007/978-3-030-41131-2_2openalex-snapshot
Multicore Models of Communication for Cyber-Physical Systems
inferred← citeshttps://doi.org/10.1007/978-3-030-58298-2_6openalex-snapshot
Scalable Detection of Amplification Timing Anomalies for the Superscalar TriCore Architecture
inferred← citeshttps://doi.org/10.1007/978-3-319-44878-7_13openalex-snapshot
Worst-Case Execution Time Analysis for Many-Core Architectures with NoC
inferred← citeshttps://doi.org/10.1007/978-3-319-47166-2_42openalex-snapshot
Mixed-Critical Systems Design with Coarse-Grained Multi-core Interference
inferred← citeshttps://doi.org/10.1007/978-3-319-59746-1_11openalex-snapshot
Constraint-Flow Nets: A Model for Building Constraints from Resource Dependencies
inferred← citeshttps://doi.org/10.1007/978-3-319-65578-9_16openalex-snapshot
A Functional Safety OpenMP $$^{*}$$ for Critical Real-Time Embedded Systems
inferred← citeshttps://doi.org/10.1007/978-3-319-75058-3_9openalex-snapshot
Keeping up with Real Time
inferred← citeshttps://doi.org/10.1007/978-3-319-98521-3_10openalex-snapshot
Towards an OpenMP Specification for Critical Real-Time Systems
inferred← citeshttps://doi.org/10.1007/978-981-13-5950-7_37openalex-snapshot
Heuristic Driven Genetic Algorithm for Priority Assignment of Real-Time Communications in NoC
inferred← citeshttps://doi.org/10.1007/s10009-022-00655-1openalex-snapshot
Formal modeling and verification for amplification timing anomalies in the superscalar TriCore architecture
inferred← citeshttps://doi.org/10.1007/s10617-018-9206-3openalex-snapshot
DOL-BIP-Critical: a tool chain for rigorous design and implementation of mixed-criticality multi-core systems
inferred← citeshttps://doi.org/10.1007/s10836-019-05779-yopenalex-snapshot
RTOS Solution for NoC-Based COTS MPSoC Usage in Mixed-Criticality Systems
inferred← citeshttps://doi.org/10.1007/s11241-015-9227-yopenalex-snapshot
Mixed-criticality scheduling on cluster-based manycores with shared communication and storage resources
inferred← citeshttps://doi.org/10.1007/s11241-015-9232-1openalex-snapshot
Off-line mapping of multi-rate dependent task sets to many-core platforms
inferred← citeshttps://doi.org/10.1007/s11241-017-9273-8openalex-snapshot
Optimal minimal routing and priority assignment for priority-preemptive real-time NoCs
inferred← citeshttps://doi.org/10.1007/s11241-017-9295-2openalex-snapshot
On the analysis of random replacement caches using static probabilistic timing methods for multi-path programs
inferred← citeshttps://doi.org/10.1007/s11241-018-9312-0openalex-snapshot
Real-time analysis of priority-preemptive NoCs with arbitrary buffer sizes and router delays
inferred← citeshttps://doi.org/10.1007/s11241-019-09333-zopenalex-snapshot
Cache-conscious off-line real-time scheduling for multi-core platforms: algorithms and implementation
inferred← citeshttps://doi.org/10.1007/s11241-019-09341-zopenalex-snapshot
Design and analysis of SIC: a provably timing-predictable pipelined processor core
inferred← citeshttps://doi.org/10.1016/c2012-0-07058-5openalex-snapshot
High-Performance Embedded Computing
inferred← citeshttps://doi.org/10.1016/j.eswa.2019.04.070openalex-snapshot
An expert system for checking the correctness of memory systems using simulation and metamorphic testing
inferred← citeshttps://doi.org/10.1016/j.jpdc.2025.105135openalex-snapshot
Towards efficient program execution on edge-cloud computing platforms
inferred← citeshttps://doi.org/10.1016/j.mejo.2016.08.001openalex-snapshot
The design and implementation of a configurable MIMO detection system on the NOC-based multicore platform
inferred← citeshttps://doi.org/10.1016/j.micpro.2015.06.004openalex-snapshot
P-SOCRATES: A parallel software framework for time-critical many-core systems
inferred← citeshttps://doi.org/10.1016/j.micpro.2018.09.014openalex-snapshot
Time-predictable synchronization support with a shared scratchpad memory
inferred← citeshttps://doi.org/10.1016/j.micpro.2020.103175openalex-snapshot
Task mapping and flow priority assignment of real-time industrial applications for network-on-chip based design
inferred← citeshttps://doi.org/10.1016/j.peva.2020.102124openalex-snapshot
Bounding the delays of the MPPA network-on-chip with network calculus: Models and benchmarks
inferred← citeshttps://doi.org/10.1016/j.sysarc.2017.02.001openalex-snapshot
A resource-efficient network interface supporting low latency reconfiguration of virtual circuits in time-division multiplexing networks-on-chip
inferred← citeshttps://doi.org/10.1016/j.sysarc.2023.103034openalex-snapshot
Fine-grained adaptive parallelism for automotive systems through AMALTHEA and OpenMP
inferred← citeshttps://doi.org/10.1016/j.vlsi.2016.06.005openalex-snapshot
Stochastic testing of processing cores in a many-core architecture
inferred← citeshttps://doi.org/10.1109/access.2021.3127468openalex-snapshot
Detection and Countermeasures of Security Attacks and Faults on NoC-Based Many-Cores
inferred← citeshttps://doi.org/10.1109/access.2023.3336565openalex-snapshot
A Comprehensive Framework for Systemic Security Management in NoC-Based Many-Cores
inferred← citeshttps://doi.org/10.1109/access.2025.3536013openalex-snapshot
Response Time Analysis With Cause-Effect Chain Considering DAG Structure and High-Load Tasks
inferred← citeshttps://doi.org/10.1109/acsd.2018.00019openalex-snapshot
Ensuring Consistency between Cycle-Accurate and Instruction Set Simulators
inferred← citeshttps://doi.org/10.1109/aero.2016.7500697openalex-snapshot
RC64: High performance rad-hard manycore
inferred← citeshttps://doi.org/10.1109/asp-dac47756.2020.9045351openalex-snapshot
Formal Semantics of Predictable Pipelines: a Comparative Study
inferred← citeshttps://doi.org/10.1109/aspdac.2016.7427987openalex-snapshot
A lightweight OpenMP4 run-time for embedded systems
inferred← citeshttps://doi.org/10.1109/aspdac.2017.7858399openalex-snapshot
A static scheduling approach to enable safety-critical OpenMP applications
inferred← citeshttps://doi.org/10.1109/aspdac.2018.8297382openalex-snapshot
Scheduling multi-rate real-time applications on clustered many-core architectures with memory constraints
inferred← citeshttps://doi.org/10.1109/codesisss.2015.7331385openalex-snapshot
The shift to multicores in real-time and safety-critical systems
inferred← citeshttps://doi.org/10.1109/compcomm.2016.7925177openalex-snapshot
A hybrid clock synchronization architecture for many-core cluster system based on GPS and IEEE 1588
inferred← citeshttps://doi.org/10.1109/compsac.2019.10281openalex-snapshot
A Functional Programming Model for Embedded Dataflow Applications
inferred← citeshttps://doi.org/10.1109/ds-rt50469.2020.9213582openalex-snapshot
Heuristic Contention-Free Scheduling Algorithm for Multi-core Processor using LET Model
inferred← citeshttps://doi.org/10.1109/ds-rt52167.2021.9576150openalex-snapshot
Federated Scheduling in Clustered Many-core Processors
inferred← citeshttps://doi.org/10.1109/ds-rt55542.2022.9932084openalex-snapshot
DAG Scheduling Considering Parallel Execution for High-Load Processing on Clustered Many-core Processors
inferred← citeshttps://doi.org/10.1109/dsd.2015.63openalex-snapshot
Investigation on AUTOSAR-Compliant Solutions for Many-Core Architectures
inferred← citeshttps://doi.org/10.1109/dsd.2017.85openalex-snapshot
On the Benefits of Multicores for Real-Time Systems
inferred← citeshttps://doi.org/10.1109/ecrts.2015.11openalex-snapshot
Hybrid EDF Packet Scheduling for Real-Time Distributed Systems
inferred← citeshttps://doi.org/10.1109/ecrts.2016.14openalex-snapshot
Contention-Free Execution of Automotive Applications on a Clustered Many-Core Platform
inferred← citeshttps://doi.org/10.1109/ecrts.2016.9openalex-snapshot
Reducing the Contention Experienced by Real-Time Core-to-I/O Flows over a Tilera-Like Network on Chip
inferred← citeshttps://doi.org/10.1109/etfa.2019.8869037openalex-snapshot
Limiting over sampling to improve transmission schedulability in a mixed NoC/AFDX architecture
inferred← citeshttps://doi.org/10.1109/ic3tsn.2017.8284464openalex-snapshot
Optimized energy based time synchronization algorithm in WSNs
inferred← citeshttps://doi.org/10.1109/iccd.2017.41openalex-snapshot
Exploring Scalable Data Allocation and Parallel Computing on NoC-Based Embedded Many Cores
inferred← citeshttps://doi.org/10.1109/iceccs.2019.00020openalex-snapshot
Efficient Contention-Aware Scheduling of SDF Graphs on Shared Multi-Bank Memory
inferred← citeshttps://doi.org/10.1109/icess49830.2020.9301600openalex-snapshot
Contention-Free Scheduling for Clustered Many-Core Platform
inferred← citeshttps://doi.org/10.1109/icisce.2016.21openalex-snapshot
A Manycore Processor Based Multilayer Perceptron Feedforward Acceleration Framework for Embedded System
inferred← citeshttps://doi.org/10.1109/iecon.2015.7392805openalex-snapshot
A many-core based execution framework for IEC 61131-3
inferred← citeshttps://doi.org/10.1109/iros45743.2020.9340977openalex-snapshot
ROS-lite: ROS Framework for NoC-Based Embedded Many-Core Platform
inferred← citeshttps://doi.org/10.1109/isorc.2017.9openalex-snapshot
An Analysis of Lazy and Eager Limited Preemption Approaches under DAG-Based Global Fixed Priority Scheduling
inferred← citeshttps://doi.org/10.1109/mdat.2017.2783326openalex-snapshot
Safe and Efficient Deployment of Data-Parallelizable Applications on Many-Core Platforms: Theory and Practice
inferred← citeshttps://doi.org/10.1109/mdat.2018.2791809openalex-snapshot
A Multicore Processor for Time-Critical Applications
inferred← citeshttps://doi.org/10.1109/nocs.2016.7579321openalex-snapshot
Safe and dynamic traffic rate control for networks-on-chips
inferred← citeshttps://doi.org/10.1109/nocs50636.2020.9241708openalex-snapshot
Combinatorics and Geometry for the Many-ported, Distributed and Shared Memory Architecture
inferred← citeshttps://doi.org/10.1109/pdp.2015.86openalex-snapshot
MACRON: The NoC-Based Many-Core Parallel Processing Platform and Its Applications in 4G Communication Systems
inferred← citeshttps://doi.org/10.1109/pdp.2017.37openalex-snapshot
Buffer-Aware Analysis for Worst-Case Traversal Time of Real-Time Traffic over RRA-based NoCs
inferred← citeshttps://doi.org/10.1109/pdp50117.2020.00017openalex-snapshot
Accurate Contention Estimate Scheduling Method Using Multiple Clusters of Many-core Platform
inferred← citeshttps://doi.org/10.1109/pdp50117.2020.00034openalex-snapshot
Mapping Method of MATLAB/Simulink Model for Embedded Many-Core Platform
inferred← citeshttps://doi.org/10.1109/rtas.2015.7108442openalex-snapshot
Mixed-criticality runtime mechanisms and evaluation on multicores
inferred← citeshttps://doi.org/10.1109/rtas.2016.7461363openalex-snapshot
Temporal Isolation of Hard Real-Time Applications on Many-Core Processors
inferred← citeshttps://doi.org/10.1109/rtas.2017.32openalex-snapshot
Partitioning and Analysis of the Network-on-Chip on a COTS Many-Core Platform
inferred← citeshttps://doi.org/10.1109/rtcsa58653.2023.00027openalex-snapshot
Traffic Injection Regulation Protocol Based on Free Time-Slots Requests
inferred← citeshttps://doi.org/10.1109/rtss.2015.41openalex-snapshot
Static Probabilistic Timing Analysis for Multi-path Programs
inferred← citeshttps://doi.org/10.1109/rtss.2017.00027openalex-snapshot
Memory Bank Partitioning for Fixed-Priority Tasks in a Multi-core System
inferred← citeshttps://doi.org/10.1109/rtss.2018.00060openalex-snapshot
Design and Analysis of SIC: A Provably Timing-Predictable Pipelined Processor Core
inferred← citeshttps://doi.org/10.1109/rtss46320.2019.00053openalex-snapshot
Work in Progress: Considering Heuristic Scheduling for NoC-Based Clustered Many-Core Processor Using LET Model
inferred← citeshttps://doi.org/10.1109/rtss52674.2021.00043openalex-snapshot
Speculative Execution and Timing Predictability in an Open Source RISC-V Core
inferred← citeshttps://doi.org/10.1109/sies.2015.7185041openalex-snapshot
Wormhole networks properties and their use for optimizing worst case delay analysis of many-cores
inferred← citeshttps://doi.org/10.1109/tc.2022.3200000openalex-snapshot
MINOTAuR: A Timing Predictable RISC-V Core Featuring Speculative Execution
inferred← citeshttps://doi.org/10.1109/tcad.2020.3012748openalex-snapshot
HopliteRT: Real-Time NoC for FPGA
inferred← citeshttps://doi.org/10.1109/tpds.2014.2345073openalex-snapshot
Exploring Efficient Hardware Support for Applications with Irregular Memory Patterns on Multinode Manycore Architectures
inferred← citeshttps://doi.org/10.1109/tpds.2026.3670003openalex-snapshot
Applications and Challenges of Multi-Core Scheduling in Intelligent Automotive Systems
inferred← citeshttps://doi.org/10.1109/wfcs.2016.7496504openalex-snapshot
A dependency-graph based priority assignment algorithm for real-time traffic over NoCs with shared virtual-channels
inferred← citeshttps://doi.org/10.1109/wfcs.2016.7496535openalex-snapshot
Towards a unified approach for worst-case analysis of Tilera-like and KalRay-like NoC architectures
inferred← citeshttps://doi.org/10.1109/wfcs.2018.8402375openalex-snapshot
Reducing AFDX jitter in a mixed NoC/AFDX architecture
inferred← citeshttps://doi.org/10.1145/2685342.2685344openalex-snapshot
Guaranteed Services of the NoC of a Manycore Processor
inferred← citeshttps://doi.org/10.1145/2834848.2834867openalex-snapshot
Improved priority assignment for real-time communications in on-chip networks
inferred← citeshttps://doi.org/10.1145/2834848.2834868openalex-snapshot
Time-division multiplexing vs network calculus
inferred← citeshttps://doi.org/10.1145/2961027openalex-snapshot
High-Performance and Energy-Efficient Network-on-Chip Architectures for Graph Analytics
inferred← citeshttps://doi.org/10.1145/2997465.2997471openalex-snapshot
Enabling Compositionality for Multicore Timing Analysis
inferred← citeshttps://doi.org/10.1145/2997465.2997472openalex-snapshot
Response Time Analysis of Synchronous Data Flow Programs on a Many-Core Processor
inferred← citeshttps://doi.org/10.1145/2997465.2997480openalex-snapshot
State-based Communication on Time-predictable Multicore Processors
inferred← citeshttps://doi.org/10.1145/3015037.3015047openalex-snapshot
Support for the logical execution time model on a time-predictable multicore processor
inferred← citeshttps://doi.org/10.1145/3057267openalex-snapshot
A Survey and Comparative Study of Hard and Soft Real-Time Dynamic Resource Allocation Strategies for Multi-/Many-Core Systems
inferred← citeshttps://doi.org/10.1145/3126496openalex-snapshot
Tightening Contention Delays While Scheduling Parallel Applications on Multi-core Architectures
inferred← citeshttps://doi.org/10.1145/3126533openalex-snapshot
Implementation of Partitioned Mixed-Criticality Scheduling on a Multi-Core Platform
inferred← citeshttps://doi.org/10.1145/3126535openalex-snapshot
Minimising Access Conflicts on Shared Multi-Bank Memory
inferred← citeshttps://doi.org/10.1145/3139258.3139263openalex-snapshot
Quantifying WCET reduction of parallel applications by introducing slack time to limit resource contention
inferred← citeshttps://doi.org/10.1145/3207719.3207734openalex-snapshot
Toward Efficient Many-core Scheduling of Partial Expansion Graphs
inferred← citeshttps://doi.org/10.1145/3273905.3273929openalex-snapshot
Message scheduling to reduce AFDX jitter in a mixed NoC/AFDX architecture
inferred← citeshttps://doi.org/10.1145/3316781.3323473openalex-snapshot
Consolidating High-Integrity, High-Performance, and Cyber-Security Functions on a Manycore Processor
inferred← citeshttps://doi.org/10.1145/3356401.3356416openalex-snapshot
Response time analysis of dataflow applications on a many-core processor with shared-memory and network-on-chip
inferred← citeshttps://doi.org/10.1145/3477314.3507272openalex-snapshot
Redundant dataflow applications on clustered manycore architectures
inferred← citeshttps://doi.org/10.1166/jolpe.2017.1492openalex-snapshot
Learning-Based Run-Time Power and Energy Management of Multi/Many-Core Systems: Current and Future Trends
inferred← citeshttps://doi.org/10.1201/9781003338413-3openalex-snapshot
Predictable Parallel Programming with OpenMP
inferred← citeshttps://doi.org/10.12694/scpe.v18i2.1287openalex-snapshot
Towards HPC-Embedded. Case Study: Kalray and Message-Passing on NoC
inferred← citeshttps://doi.org/10.13052/rp-9788793609624openalex-snapshot
High-Performance and Time-Predictable Embedded Computing
inferred← citeshttps://doi.org/10.2197/ipsjjip.29.216openalex-snapshot
Accurate Contention-aware Scheduling Method on Clustered Many-core Platform
inferred← citeshttps://doi.org/10.2197/ipsjjip.30.141openalex-snapshot
Mapping Method Usable with Clustered Many-core Platforms for Simulink Model
inferred← citeshttps://doi.org/10.23919/date.2017.7926961openalex-snapshot
eBSP: Managing NoC traffic for BSP workloads on the 16-core Adapteva Epiphany-III processor
inferred← citeshttps://doi.org/10.23919/date.2017.7927090openalex-snapshot
Near-optimal deployment of dataflow applications on many-core platforms with real-time guarantees
inferred← citeshttps://doi.org/10.23919/date.2018.8342182openalex-snapshot
Parallel code generation of synchronous programs for a many-core architecture
inferred← citeshttps://doi.org/10.23919/date48585.2020.9116230openalex-snapshot
Towards a Qualifiable OpenMP Framework for Embedded Systems
inferred← citeshttps://doi.org/10.23919/date48585.2020.9116460openalex-snapshot
Scaling Up the Memory Interference Analysis for Hard Real-Time Many-Core Systems
inferred← citeshttps://doi.org/10.23919/iconac.2017.8082077openalex-snapshot
Inter-process communication, MPI and MPICH in microkernel environment: A comparative analysis
inferred← citeshttps://doi.org/10.29292/jics.v16i2.485openalex-snapshot
A Survey on Security Mechanisms for NoC-based Many-Core SoCs
inferred← citeshttps://doi.org/10.32657/10356/69532openalex-snapshot
Architecture centric coarse-grained FPGA overlays
inferred← citeshttps://doi.org/10.3850/9783981537079_0150openalex-snapshot
Response-Time Analysis of DAG Tasks under Fixed Priority Scheduling with Limited Preemptions
inferred← citeshttps://doi.org/10.4230/lites-v001-i001-a003openalex-snapshot
Randomized Caches Considered Harmful in Hard Real-Time Systems
inferred← citeshttps://doi.org/10.5281/zenodo.21599470openalex-snapshot
An Irreversible Transition towards Multicore Platform in Safety-critical Domain for the Aviation Industries
inferred← citeshttps://doi.org/10.5555/2755753.2757122openalex-snapshot
Run and be safe: mixed-criticality scheduling with temporary processor speedup
inferred← citeshttps://doi.org/10.5555/2755753.2757198openalex-snapshot
Models for deterministic execution of real-time multiprocessor applications
inferred← citeshttps://doi.org/10.5753/reic.2019.1703openalex-snapshot
Estudo de Heurísticas para Mapeamento Dinâmico de Tarefas sobre a Plataforma HeMPS
inferred← citeshttps://doi.org/10.5821/dissertation-2117-121011openalex-snapshot
High-level compiler analysis for OpenMP
inferred← citeshttps://doi.org/10.5821/dissertation-2117-131427openalex-snapshot
A time-predictable parallel programing model for real-time systems
inferred← citeshttps://doi.org/10.70675/735dedb0zb1dfz4fc4za721z8bd427534742openalex-snapshot
Performance monitoring of throughput constrained dataflow programs executed on shared-memory multi-core architectures
inferred← citeshttps://doi.org/10.70675/977a83d4z9a75z4155z9917zfb2237dfcb7copenalex-snapshot
Predictable execution on many-core processors
inferred← citeshttps://doi.org/10.70675/98f02e40zdcd3z4e48z8823z93fd654bfc4aopenalex-snapshot
Cache-conscious off-line real-time scheduling for multi-core platforms : algorithms and implementation
inferred← citeshttps://doi.org/10.70675/a2dffa62ze7f1z4c49z98d9zd40738eb4b81openalex-snapshot
Definitions and Detection Procedures of Timing Anomalies for the Formal Verification of Predictability in Real-Time Systems
inferred← citeshttps://doi.org/10.70675/db7e889ezda81z473bz87c4z72e64e934169openalex-snapshot
Approche topologique de la métrologie du mouvement pour des applications en réalité virtuelle
inferred← citeshttps://doi.org/10.7873/date.2015.0302openalex-snapshot
Models for Deterministic Execution of Real-Time Multiprocessor Applications
Editorial review for independent work. ICSAC — the Institute for Complexity
Science and Advanced Computing — runs a structured editorial panel for researchers
publishing outside journals, and publishes on CiteStamp rails. Submission is free
and goes through ORCID: icsacinstitute.org/submit.