On the public citation graph

Worst-Case Communication Time Analysis of Networks-on-Chip with Shared Virtual Channels

https://doi.org/10.7873/date.2015.0023

0 signed · 30 inferred · view as graph

Inferred edges come from two machine sources: sweeps of open repository metadata (mostly SSRN and Zenodo), and a bulk OpenAlex citation snapshot. Every row below is labelled with the one it came from. Neither is a complete citation index — absence here is not evidence of absence.

Is this your work? Sign in with ORCID and put your name on the claims that are yours.

Claim with ORCID

Reference health. See whether every reference in this work resolves to a known work and none has been retracted — and get a dated CiteStamped badge you can embed.

See reference health

What points at this work

Incoming claims: where this work appears in other papers’ reference lists and arguments.

inferred← citeshttps://doi.org/10.1007/978-3-030-52017-5_3openalex-snapshot

ASTEROID and the Replica-Aware Co-scheduling for Mixed-Criticality

inferred← citeshttps://doi.org/10.1007/s11241-018-9312-0openalex-snapshot

Real-time analysis of priority-preemptive NoCs with arbitrary buffer sizes and router delays

inferred← citeshttps://doi.org/10.1016/j.vlsi.2016.10.015openalex-snapshot

Ensuring safety and efficiency in networks-on-chip

inferred← citeshttps://doi.org/10.1109/access.2020.2973891openalex-snapshot

Graph-Based Approach for Buffer-Aware Timing Analysis of Heterogeneous Wormhole NoCs Under Bursty Traffic

inferred← citeshttps://doi.org/10.1109/access.2021.3123106openalex-snapshot

Evolution of Publications, Subjects, and Co-Authorships in Network-on-Chip Research From a Complex Network Perspective

inferred← citeshttps://doi.org/10.1109/access.2023.3255516openalex-snapshot

Worst-Case Communication Time Analysis for On-Chip Networks With Finite Buffers

inferred← citeshttps://doi.org/10.1109/aspdac.2017.7858332openalex-snapshot

A tighter recursive calculus to compute the worst case traversal time of real-time traffic over NoCs

inferred← citeshttps://doi.org/10.1109/iscas56072.2025.11044170openalex-snapshot

An NoC-Based Latency Upper-Bound Model for Reducing Timestep Length in SNN Communication

inferred← citeshttps://doi.org/10.1109/nocs.2016.7579321openalex-snapshot

Safe and dynamic traffic rate control for networks-on-chips

inferred← citeshttps://doi.org/10.1109/prdc.2017.32openalex-snapshot

Designing Networks-on-Chip for High Assurance Real-Time Systems

inferred← citeshttps://doi.org/10.1109/rtas.2017.31openalex-snapshot

Efficient Latency Guarantees for Mixed-Criticality Networks-on-Chip

inferred← citeshttps://doi.org/10.1109/rtas.2018.00010openalex-snapshot

Buffer-Aware Worst-Case Timing Analysis of Wormhole NoCs Using Network Calculus

inferred← citeshttps://doi.org/10.1109/rtcsa50079.2020.9203678openalex-snapshot

Simultaneous Progressing Switching Protocols for Timing Predictable Real-Time Network-on-Chips

inferred← citeshttps://doi.org/10.1109/rtss.2015.37openalex-snapshot

Dynamic Control for Mixed-Critical Networks-on-Chip

inferred← citeshttps://doi.org/10.1109/rtss.2018.00050openalex-snapshot

Exploiting Locality for the Performance Analysis of Shared Memory Systems in MPSoCs

inferred← citeshttps://doi.org/10.1109/tcad.2018.2857298openalex-snapshot

EOmesh: Combined Flow Balancing and Deterministic Routing for Reduced WCET Estimates in Embedded Real-Time Systems

inferred← citeshttps://doi.org/10.1109/tcad.2020.3012748openalex-snapshot

HopliteRT: Real-Time NoC for FPGA

inferred← citeshttps://doi.org/10.1109/tcad.2020.3015440openalex-snapshot

Reduced Worst-Case Communication Latency Using Single-Cycle Multihop Traversal Network-on-Chip

inferred← citeshttps://doi.org/10.1109/tcad.2025.3597955openalex-snapshot

NPEva: An NoC-Based Neuromorphic Processors Performance Evaluation Framework for Benchmarking Spiking Neural Networks

inferred← citeshttps://doi.org/10.1109/tetc.2017.2736783openalex-snapshot

Bridging the Gap between Resilient Networks-on-Chip and Real-Time Systems

inferred← citeshttps://doi.org/10.1109/tpds.2016.2623619openalex-snapshot

Survey on Real-Time Networks-on-Chip

inferred← citeshttps://doi.org/10.1109/tvlsi.2019.2906471openalex-snapshot

Providing Integrity in Real-Time Networks-on-Chip

inferred← citeshttps://doi.org/10.1145/3139540.3139542openalex-snapshot

Feed-Forward Routing for the Wormhole Switching Network-on-Chip of the Kalray MPPA2 Processor

inferred← citeshttps://doi.org/10.1145/3356401.3356408openalex-snapshot

Tightness and computation assessment of worst-case delay bounds in wormhole networks-on-chip

inferred← citeshttps://doi.org/10.1145/3582006openalex-snapshot

Accurately Measuring Contention in Mesh NoCs in Time-Sensitive Embedded Systems

inferred← citeshttps://doi.org/10.23919/date.2017.7927055openalex-snapshot

Real-time communication analysis for Networks-on-Chip with backpressure

inferred← citeshttps://doi.org/10.3390/make8100296openalex-snapshot

Learning to Route On-Chip: A Survey of Machine Learning-Based Routing in Networks-on-Chip and Its Hardware Overheads

inferred← citeshttps://doi.org/10.5821/dissertation-2117-118782openalex-snapshot

A time-predictable many-core processor design for critical real-time embedded systems

inferred← citeshttps://doi.org/10.5821/dissertation-2117-398693openalex-snapshot

Practical strategies to monitor and control contention in shared resources of critical real-time embedded systems

inferred← citeshttps://doi.org/10.70675/114e55c4z6ee7z456aza5a1zfae8eb517259openalex-snapshot

NoC-based Architectures for Real-Time Applications : Performance Analysis and Design Space Exploration

Editorial review for independent work. ICSAC — the Institute for Complexity Science and Advanced Computing — runs a structured editorial panel for researchers publishing outside journals, and publishes on CiteStamp rails. Submission is free and goes through ORCID: icsacinstitute.org/submit.