On the public citation graph

The Next Generation of Virtual Prototyping: Ultra-Fast Yet Accurate Simulation of HW/SW Systems

https://doi.org/10.7873/date.2015.1105

0 signed · 34 inferred · view as graph

Inferred edges come from two machine sources: sweeps of open repository metadata (mostly SSRN and Zenodo), and a bulk OpenAlex citation snapshot. Every row below is labelled with the one it came from. Neither is a complete citation index — absence here is not evidence of absence.

Is this your work? Sign in with ORCID and put your name on the claims that are yours.

Claim with ORCID

Reference health. See whether every reference in this work resolves to a known work and none has been retracted — and get a dated CiteStamped badge you can embed.

See reference health

What points at this work

Incoming claims: where this work appears in other papers’ reference lists and arguments.

inferred← citeshttps://doi.org/10.1007/978-3-030-72795-6_7openalex-snapshot

Impact of Performance Estimation on Fast Processor Simulators

inferred← citeshttps://doi.org/10.1007/978-3-031-18174-0_1openalex-snapshot

Einführung

inferred← citeshttps://doi.org/10.1007/978-3-031-18174-0_3openalex-snapshot

Eine Open-Source RISC-V Evaluierungsplattform

inferred← citeshttps://doi.org/10.1007/978-3-031-83093-8_4openalex-snapshot

A Formally Verified Microcoded RISC-V Platform

inferred← citeshttps://doi.org/10.1007/978-981-10-4436-6_1openalex-snapshot

Virtual Prototyping of Embedded Systems: Speed and Accuracy Tradeoffs

inferred← citeshttps://doi.org/10.1007/978-981-15-6401-7_23-1openalex-snapshot

Methodologies for Design Space Exploration

inferred← citeshttps://doi.org/10.1007/978-981-97-9314-3_23openalex-snapshot

Methodologies for Design Space Exploration

inferred← citeshttps://doi.org/10.1007/s10766-017-0487-0openalex-snapshot

LACross: Learning-Based Analytical Cross-Platform Performance and Power Prediction

inferred← citeshttps://doi.org/10.1007/s11265-025-01980-9openalex-snapshot

A Hybrid Message-level Modeling Approach for Fast Yet Accurate Simulation of Multiprocessor Shared Bus Effects on Data Flow Applications Execution

inferred← citeshttps://doi.org/10.1007/s11432-020-3308-4openalex-snapshot

Advanced virtual prototyping for cyber-physical systems using RISC-V: implementation, verification and challenges

inferred← citeshttps://doi.org/10.1016/j.micpro.2020.103142openalex-snapshot

Towards a framework of key technologies for drones

inferred← citeshttps://doi.org/10.1016/j.sysarc.2021.102135openalex-snapshot

Adaptive simulation with Virtual Prototypes in an open-source RISC-V evaluation platform

inferred← citeshttps://doi.org/10.1109/dcis201949030.2019.8959846openalex-snapshot

Accelerating Host-Compiled Simulation by Modifying IR Code: Industrial application in the spatial domain

inferred← citeshttps://doi.org/10.1109/dcis53048.2021.9666177openalex-snapshot

Multilevel host-compiled simulation framework for ROS-based UAV services using ArduCopter

inferred← citeshttps://doi.org/10.1109/dcis62603.2024.10769196openalex-snapshot

AI-based estimation of embedded software execution cycles in host-compiled simulation

inferred← citeshttps://doi.org/10.1109/ddecs.2017.7934571openalex-snapshot

Cycle-accurate software modeling for RTL verification of embedded systems

inferred← citeshttps://doi.org/10.1109/dsd.2017.66openalex-snapshot

An Aspect and Transaction Oriented Programming, Design and Verification Language (PDVL)

inferred← citeshttps://doi.org/10.1109/isqed54688.2022.9806235openalex-snapshot

A Parallel SystemC Virtual Platform for Neuromorphic Architectures

inferred← citeshttps://doi.org/10.1109/isvlsi49217.2020.00041openalex-snapshot

Efficient Techniques to Strongly Enhance the Virtual Prototype Based Design Flow

inferred← citeshttps://doi.org/10.1109/mdat.2016.2626445openalex-snapshot

Exploring Exploration: A Tutorial Introduction to Embedded Systems Design Space Exploration

inferred← citeshttps://doi.org/10.1109/samos.2015.7363659openalex-snapshot

Learning-based analytical cross-platform performance prediction

inferred← citeshttps://doi.org/10.1109/samos.2017.8344610openalex-snapshot

Network/system co-simulation for design space exploration of IoT applications

inferred← citeshttps://doi.org/10.1109/tcad.2016.2578882openalex-snapshot

Source-Level Performance, Energy, Reliability, Power and Thermal (PERPT) Simulation

inferred← citeshttps://doi.org/10.1109/tcad.2020.2977064openalex-snapshot

A Virtualization-Assisted Full-System Simulation Approach for the Verification of System Intercomponent Interactions

inferred← citeshttps://doi.org/10.1111/caim.12633openalex-snapshot

Bridging the gap: Linking prototyping and technology readiness levels for integrative product development

inferred← citeshttps://doi.org/10.1145/3387918openalex-snapshot

Network-level Design Space Exploration of Resource-constrained Networks-of-Systems

inferred← citeshttps://doi.org/10.1145/3607888openalex-snapshot

Proceedings of the 2023 International Conference on Hardware/Software Codesign and System Synthesis

inferred← citeshttps://doi.org/10.1145/3607888.3608962openalex-snapshot

Special Session: Machine Learning for Embedded System Design

inferred← citeshttps://doi.org/10.23919/date.2017.7927042openalex-snapshot

Context-sensitive timing automata for fast source level simulation

inferred← citeshttps://doi.org/10.23919/date.2017.7927269openalex-snapshot

Sampling-based binary-level cross-platform performance estimation

inferred← citeshttps://doi.org/10.23919/date.2019.8714823openalex-snapshot

Speculative Temporal Decoupling Using fork()

inferred← citeshttps://doi.org/10.23919/date48585.2020.9116522openalex-snapshot

Fast and Accurate Performance Evaluation for RISC-V using Virtual Prototypes

inferred← citeshttps://doi.org/10.3390/app11146649openalex-snapshot

A Measurement-Based Message-Level Timing Prediction Approach for Data-Dependent SDFGs on Tile-Based Heterogeneous MPSoCs

inferred← citeshttps://doi.org/10.52842/conf.caadria.2017.407openalex-snapshot

Empowering Urban Design Prototyping - A Case Study in Cape Town with Interactive Computational Synthesis Methods

Editorial review for independent work. ICSAC — the Institute for Complexity Science and Advanced Computing — runs a structured editorial panel for researchers publishing outside journals, and publishes on CiteStamp rails. Submission is free and goes through ORCID: icsacinstitute.org/submit.