On the public citation graph
Worst‐case execution time analysis for a Java processor
0 signed · 104 inferred · view as graph
Inferred edges come from two machine sources: sweeps of open repository metadata (mostly SSRN and Zenodo), and a bulk OpenAlex citation snapshot. Every row below is labelled with the one it came from. Neither is a complete citation index — absence here is not evidence of absence.
Is this your work? Sign in with ORCID and put your name on the
claims that are yours.
Reference health. See whether every reference in this work resolves to a
known work and none has been retracted — and get a dated CiteStamped
badge you can embed.
What this work says
Outgoing claims: the papers this work cites, builds on, or argues with.
inferredcites →https://doi.org/10.1007/3-540-45614-7_31openalex-snapshot
A Generalised Sweep-Line Method for Safety Properties
inferredcites →https://doi.org/10.1007/978-3-540-30470-8_52openalex-snapshot
A Time Predictable Instruction Cache for a Java Processor
inferredcites →https://doi.org/10.1007/978-3-540-39962-9_48openalex-snapshot
Deriving Java Virtual Machine Timing Models for Portable Worst-Case Execution Time Analysis
inferredcites →https://doi.org/10.1007/978-3-662-03811-6openalex-snapshot
Principles of Program Analysis
inferredcites →https://doi.org/10.1007/bf00571421openalex-snapshot
Calculating the maximum execution time of real-time programs
inferredcites →https://doi.org/10.1007/s100090100054openalex-snapshot
Worst-case execution-time analysis for embedded real-time systems
inferredcites →https://doi.org/10.1007/s11241-007-9032-3openalex-snapshot
Timing predictability of cache replacement policies
inferredcites →https://doi.org/10.1016/j.entcs.2005.02.034openalex-snapshot
Subroutine Inlining and Bytecode Abstraction to Simplify Static and Dynamic Analysis
inferredcites →https://doi.org/10.1016/j.sysarc.2007.06.001openalex-snapshot
A Java processor architecture for embedded real-time systems
inferredcites →https://doi.org/10.1016/s0141-9331(02)00082-0openalex-snapshot
Real-time event-handling and scheduling on a multithreaded Java microcontroller
inferredcites →https://doi.org/10.1023/a:1007905003094openalex-snapshot
Computing Maximum Task Execution Times — A Graph-Based Approach
inferredcites →https://doi.org/10.1023/a:1008119029962openalex-snapshot
Guest Editorial: A Review of Worst-Case Execution-Time Analysis
inferredcites →https://doi.org/10.1023/a:1008186323068openalex-snapshot
Efficient and Precise Cache Behavior Prediction for Real-Time Systems
inferredcites →https://doi.org/10.1023/a:1008189014032openalex-snapshot
Supporting Timing Analysis by Automatic Bounding of Loop Iterations
inferredcites →https://doi.org/10.1109/12.689649openalex-snapshot
Analysis of cache-related preemption delay in fixed-priority preemptive scheduling
inferredcites →https://doi.org/10.1109/12.743411openalex-snapshot
Bounding pipeline and instruction cache performance
inferredcites →https://doi.org/10.1109/32.29487openalex-snapshot
Reasoning about time in higher-level language software
inferredcites →https://doi.org/10.1109/40.592314openalex-snapshot
picoJava-I: the Java virtual machine in hardware
inferredcites →https://doi.org/10.1109/date.2006.244146openalex-snapshot
A Time Predictable Java Processor
inferredcites →https://doi.org/10.1109/dsd.2007.4341450openalex-snapshot
Secure, Real-Time and Multi-Threaded General-Purpose Embedded Java Microarchitecture
inferredcites →https://doi.org/10.1109/emrts.2000.853995openalex-snapshot
Portable worst-case execution time analysis using Java Byte Code
inferredcites →https://doi.org/10.1109/emrts.2001.933998openalex-snapshot
WCET analysis of reusable portable code
inferredcites →https://doi.org/10.1109/ipdps.2005.161openalex-snapshot
Design and Implementation of an Efficient Stack Machine
inferredcites →https://doi.org/10.1109/isorc.2001.922817openalex-snapshot
Real-time objects on the bare metal: an efficient hardware realization of the Java/sup TM/ Virtual Machine
inferredcites →https://doi.org/10.1109/isorc.2002.1003664openalex-snapshot
Java virtual-machine support for portable worst-case execution-time analysis
inferredcites →https://doi.org/10.1109/isorc.2002.1003667openalex-snapshot
Addressing dynamic dispatching issues in WCET analysis for object-oriented hard real-time systems
inferredcites →https://doi.org/10.1109/jproc.2003.814618openalex-snapshot
The influence of processor architecture on the design and the results of WCET tools
inferredcites →https://doi.org/10.1109/real.1994.342718openalex-snapshot
Bounding worst-case instruction cache performance
inferredcites →https://doi.org/10.1109/real.1995.495218openalex-snapshot
Integrating the timing analysis of pipelining and instruction caching
inferredcites →https://doi.org/10.1109/real.1995.495219openalex-snapshot
Efficient microarchitecture modeling and path analysis for real-time software
inferredcites →https://doi.org/10.1109/real.1999.818824openalex-snapshot
Timing anomalies in dynamically scheduled microprocessors
inferredcites →https://doi.org/10.1109/rtas.2008.34openalex-snapshot
A Modular Worst-case Execution Time Analysis Tool for Java Processors
inferredcites →https://doi.org/10.1109/rtcsa.2000.896369openalex-snapshot
Low-level analysis of a portable Java byte code WCET analysis framework
inferredcites →https://doi.org/10.1109/rtcsa.2007.44openalex-snapshot
Interactive Back-annotation of Worst-case Execution Time Analysis for Java Microprocessors
inferredcites →https://doi.org/10.1109/rtss.2006.12openalex-snapshot
Automatic Derivation of Loop Bounds and Infeasible Paths for WCET Analysis Using Abstract Execution
inferredcites →https://doi.org/10.1109/stfssd.2009.10openalex-snapshot
Time-predictable Cache Organization
inferredcites →https://doi.org/10.1109/tcad.2009.2013287openalex-snapshot
Memory Hierarchies, Pipelines, and Buses for Future Architectures in Time-Critical Embedded Systems
inferredcites →https://doi.org/10.1109/words.2002.1000040openalex-snapshot
Writing temporally predictable code
inferredcites →https://doi.org/10.1109/wpdrts.1996.557696openalex-snapshot
Proceedings of the 4th International Workshop on Parallel and Distributed Real-Time Systems
inferredcites →https://doi.org/10.1145/115865.115884openalex-snapshot
The semantics of Scheme control-flow analysis
inferredcites →https://doi.org/10.1145/1167999.1168026openalex-snapshot
Provably correct loops bounds for realtime Java programs
inferredcites →https://doi.org/10.1145/1167999.1168033openalex-snapshot
WCET analysis for a Java processor
inferredcites →https://doi.org/10.1145/1288940.1288970openalex-snapshot
Bump-pointer method caching for embedded Java processors
inferredcites →https://doi.org/10.1145/1347375.1347389openalex-snapshot
The worst-case execution-time problem—overview of methods and survey of tools
inferredcites →https://doi.org/10.1145/1434790.1434807openalex-snapshot
Model-based schedulability analysis of safety critical hard real-time Java programs
inferredcites →https://doi.org/10.1145/216636.216666openalex-snapshot
Performance analysis of embedded software using implicit path enumeration
inferredcites →https://doi.org/10.1145/236337.236371openalex-snapshot
Fast static analysis of C++ virtual function calls
inferredcites →https://doi.org/10.1145/289524.289525openalex-snapshot
The Ravenscar tasking profile for high integrity real-time programs
inferredcites →https://doi.org/10.1145/354222.353189openalex-snapshot
Practical virtual method call resolution for Java
inferredcites →https://doi.org/10.1145/959221.959225openalex-snapshot
Is Java augmented with the RTSJ a better real-time systems implementation technology than Ada 95?
inferredcites →https://doi.org/10.1155/2009/758480openalex-snapshot
Time-Predictable Computer Architecture
What points at this work
Incoming claims: where this work appears in other papers’ reference lists and arguments.
inferred← citeshttps://doi.org/10.1002/cpe.1754openalex-snapshot
Safety‐critical Java with cyclic executives on chip‐multiprocessors
inferred← citeshttps://doi.org/10.1002/cpe.1763openalex-snapshot
Worst‐case execution time analysis‐driven object cache design
inferred← citeshttps://doi.org/10.1002/cpe.2985openalex-snapshot
Micro‐transactions for concurrent data structures
inferred← citeshttps://doi.org/10.1002/cpe.3828openalex-snapshot
HVMTP: A time predictable and portable java virtual machine for hard real‐time embedded systems
inferred← citeshttps://doi.org/10.1002/cpe.3950openalex-snapshot
Hardware locks for a real‐time Java chip multiprocessor
inferred← citeshttps://doi.org/10.1002/cpe.3963openalex-snapshot
Safety‐critical Java for embedded systems
inferred← citeshttps://doi.org/10.1002/spe.1084openalex-snapshot
Non‐functional information transmission patterns for distributed real‐time Java
inferred← citeshttps://doi.org/10.1002/stvr.1716openalex-snapshot
Complexity vulnerability analysis using symbolic execution
inferred← citeshttps://doi.org/10.1007/978-1-4419-8158-5_3openalex-snapshot
Handling Non-Periodic Events in Real-Time Java Systems
inferred← citeshttps://doi.org/10.1007/978-1-4419-8158-5_7openalex-snapshot
Hardware Support for Embedded Java
inferred← citeshttps://doi.org/10.1007/978-3-319-25527-9_21openalex-snapshot
From Safety Critical Java Programs to Timed Process Models
inferred← citeshttps://doi.org/10.1007/978-3-642-16256-5_16openalex-snapshot
Code Generation for Embedded Java with Ptolemy
inferred← citeshttps://doi.org/10.1007/978-3-642-28717-6_34openalex-snapshot
r-TuBound: Loop Bounds for WCET Analysis (Tool Paper)
inferred← citeshttps://doi.org/10.1007/s10796-013-9458-1openalex-snapshot
Phone2Cloud: Exploiting computation offloading for energy saving on smartphones in mobile cloud computing
inferred← citeshttps://doi.org/10.1007/s11219-019-09488-9openalex-snapshot
Verifying temporal specifications of Java programs
inferred← citeshttps://doi.org/10.1007/s11241-010-9095-4openalex-snapshot
Scheduling of hard real-time garbage collection
inferred← citeshttps://doi.org/10.1007/s11241-012-9159-8openalex-snapshot
Data cache organization for accurate timing analysis
inferred← citeshttps://doi.org/10.1007/s11334-012-0185-4openalex-snapshot
Towards harnessing theories through tool support for hard real-time Java programming
inferred← citeshttps://doi.org/10.1016/j.cl.2014.02.002openalex-snapshot
@Java: Bringing a richer annotation model to Java
inferred← citeshttps://doi.org/10.1016/j.cl.2016.01.004openalex-snapshot
Statistical model checking of Timed Rebeca models
inferred← citeshttps://doi.org/10.1016/j.micpro.2012.08.004openalex-snapshot
Hardware support for CSP on a Java chip multiprocessor
inferred← citeshttps://doi.org/10.1016/j.sysarc.2015.04.002openalex-snapshot
T-CREST: Time-predictable multi-core architecture for embedded systems
inferred← citeshttps://doi.org/10.1109/acssc.2010.5757923openalex-snapshot
Time-predictable chip-multiprocessor design
inferred← citeshttps://doi.org/10.1109/fpl.2010.64openalex-snapshot
Design and Implementation of Real-Time Transactional Memory
inferred← citeshttps://doi.org/10.1109/icst.2017.13openalex-snapshot
Symbolic Complexity Analysis Using Context-Preserving Histories
inferred← citeshttps://doi.org/10.1109/iri.2012.6303027openalex-snapshot
Cost excessive paths in cloud based services
inferred← citeshttps://doi.org/10.1109/isorc.2011.22openalex-snapshot
A Time-Predictable Object Cache
inferred← citeshttps://doi.org/10.1109/isorc.2011.27openalex-snapshot
Improving the Confidence in Measurement-Based Timing Analysis
inferred← citeshttps://doi.org/10.1109/isorc.2011.34openalex-snapshot
Design Space Exploration of Object Caches with Cross-Profiling
inferred← citeshttps://doi.org/10.1109/isorc.2012.17openalex-snapshot
Worst-Case Execution Time Based Optimization of Real-Time Java Programs
inferred← citeshttps://doi.org/10.1109/isorc.2012.18openalex-snapshot
Schedulability Analysis Abstractions for Safety Critical Java
inferred← citeshttps://doi.org/10.1109/isorc.2013.6913195openalex-snapshot
Time-predictable code execution — Instruction-set support for the single-path approach
inferred← citeshttps://doi.org/10.1109/isorc.2013.6913220openalex-snapshot
The T-CREST approach of compiler and WCET-analysis integration
inferred← citeshttps://doi.org/10.1109/isorc.2014.27openalex-snapshot
Reusable Libraries for Safety-Critical Java
inferred← citeshttps://doi.org/10.1109/isorc.2014.48openalex-snapshot
WCET-Based Comparison of an Instruction Scratchpad and a Method Cache
inferred← citeshttps://doi.org/10.1109/isorc.2018.00018openalex-snapshot
tpIP: A Time-Predictable TCP/IP Stack for Cyber-Physical Systems
inferred← citeshttps://doi.org/10.1109/newcas.2015.7181984openalex-snapshot
A probabilistically analysable cache implementation on FPGA
inferred← citeshttps://doi.org/10.1109/norchip.2010.5669484openalex-snapshot
NoC-based CSP support for a Java chip multiprocessor
inferred← citeshttps://doi.org/10.1109/rtas.2011.29openalex-snapshot
Predictable Binary Code Cache: A First Step towards Reconciling Predictability and Just-in-Time Compilation
inferred← citeshttps://doi.org/10.1109/rtss.2018.00011openalex-snapshot
Real-Time Computing and the Evolution of Embedded System Designs
inferred← citeshttps://doi.org/10.1109/sies.2011.5953663openalex-snapshot
Let's get less optimistic in measurement-based timing analysis
inferred← citeshttps://doi.org/10.1109/tii.2012.2187457openalex-snapshot
Fast, Interactive Worst-Case Execution Time Analysis With Back-Annotation
inferred← citeshttps://doi.org/10.1145/3622803openalex-snapshot
Beacons: An End-to-End Compiler Framework for Predicting and Utilizing Dynamic Loop Characteristics
inferred← citeshttps://doi.org/10.1186/s13639-015-0020-8openalex-snapshot
Symbolic execution and timed automata model checking for timing analysis of Java real-time systems
inferred← citeshttps://doi.org/10.1504/ijhi.2019.099669openalex-snapshot
A new energy-preserving cloud offloading algorithm for smart mobile devices
inferred← citeshttps://doi.org/10.70675/66f2136fz7fa2z4209z91fbzfa3dddfb4b36openalex-snapshot
Supporting resource awareness in managed runtime environment
inferred← citeshttps://doi.org/10.70675/93ac1b8dzd215z40b2zafb4z5d67102b516aopenalex-snapshot
Extraction and traceability of annotations for WCET estimation
Editorial review for independent work. ICSAC — the Institute for Complexity
Science and Advanced Computing — runs a structured editorial panel for researchers
publishing outside journals, and publishes on CiteStamp rails. Submission is free
and goes through ORCID: icsacinstitute.org/submit.