On the public citation graph

A Time Predictable Java Processor

https://doi.org/10.1109/date.2006.244146

0 signed · 36 inferred · view as graph

Inferred edges come from two machine sources: sweeps of open repository metadata (mostly SSRN and Zenodo), and a bulk OpenAlex citation snapshot. Every row below is labelled with the one it came from. Neither is a complete citation index — absence here is not evidence of absence.

Is this your work? Sign in with ORCID and put your name on the claims that are yours.

Claim with ORCID

Reference health. See whether every reference in this work resolves to a known work and none has been retracted — and get a dated CiteStamped badge you can embed.

See reference health

What this work says

Outgoing claims: the papers this work cites, builds on, or argues with.

inferredcites →https://doi.org/10.1007/978-3-540-30470-8_52openalex-snapshot

A Time Predictable Instruction Cache for a Java Processor

inferredcites →https://doi.org/10.1007/bf00571421openalex-snapshot

Calculating the maximum execution time of real-time programs

inferredcites →https://doi.org/10.1109/2.846318openalex-snapshot

The real-time specification for Java

inferredcites →https://doi.org/10.1109/ipdps.2005.161openalex-snapshot

Design and Implementation of an Efficient Stack Machine

inferredcites →https://doi.org/10.1109/isorc.2004.1300334openalex-snapshot

Restrictions of Java for embedded real-time systems

What points at this work

Incoming claims: where this work appears in other papers’ reference lists and arguments.

inferred← citeshttps://doi.org/10.1002/cpe.2930openalex-snapshot

Specifying subtypes in Safety Critical Java programs

inferred← citeshttps://doi.org/10.1002/spe.968openalex-snapshot

Worst‐case execution time analysis for a Java processor

inferred← citeshttps://doi.org/10.1002/spe.v40:6openalex-snapshot

inferred← citeshttps://doi.org/10.1007/978-3-642-11842-5_41openalex-snapshot

An Improved Technique for Program Remodularization

inferred← citeshttps://doi.org/10.1007/s00607-014-0416-7openalex-snapshot

Light-weight Synchronous Java (SJL): An approach for programming deterministic reactive systems with Java

inferred← citeshttps://doi.org/10.1109/acssc.2010.5757922openalex-snapshot

A PRET architecture supporting concurrent programs with composable timing properties

inferred← citeshttps://doi.org/10.1109/aieee.2015.7367279openalex-snapshot

Improving the performance of CPU architectures by reducing the Operating System overhead

inferred← citeshttps://doi.org/10.1109/cit.2009.35openalex-snapshot

A New Metric for Automatic Program Partitioning

inferred← citeshttps://doi.org/10.1109/csa.2009.5404227openalex-snapshot

Applying Heuristic Search for Distributed Software Performance Enhancement

inferred← citeshttps://doi.org/10.1109/isorc.2009.20openalex-snapshot

Embedded JIT Compilation with CACAO on YARI

inferred← citeshttps://doi.org/10.1109/isorc.2013.6913222openalex-snapshot

Programming deterministic reactive systems with Synchronous Java

inferred← citeshttps://doi.org/10.1109/qest.2008.39openalex-snapshot

Cross-Profiling for Embedded Java Processors

inferred← citeshttps://doi.org/10.1109/rtcsa.2010.49openalex-snapshot

Time-Predictable L2 Cache Design for High-Performance Real-Time Systems

inferred← citeshttps://doi.org/10.1109/rtss.2017.00041openalex-snapshot

Abstract PRET Machines

inferred← citeshttps://doi.org/10.1109/sies.2008.4577678openalex-snapshot

Performance evaluation of a java chip-multiprocessor

inferred← citeshttps://doi.org/10.1109/socdc.2008.4815608openalex-snapshot

PDSDL: A dynamic System Description Language

inferred← citeshttps://doi.org/10.1145/1167999.1168033openalex-snapshot

WCET analysis for a Java processor

inferred← citeshttps://doi.org/10.1145/1176760.1176792openalex-snapshot

Syntax-driven implementation of software programming language control constructs and expressions on FPGAs

inferred← citeshttps://doi.org/10.1145/1278480.1278603openalex-snapshot

Modeling the function cache for worst-case execution time analysis

inferred← citeshttps://doi.org/10.1145/1288940.1288962openalex-snapshot

Towards a Java multiprocessor

inferred← citeshttps://doi.org/10.1145/1434790.1434802openalex-snapshot

Non-blocking object copy for real-time garbage collection

inferred← citeshttps://doi.org/10.1145/1814539.1814545openalex-snapshot

Nonblocking real-time garbage collection

inferred← citeshttps://doi.org/10.1145/2388936.2388952openalex-snapshot

Increasing the efficiency of an embedded multi-core bytecode processor using an object cache

inferred← citeshttps://doi.org/10.1155/2009/239679openalex-snapshot

Challenges on Complexity and Connectivity in Embedded Systems

inferred← citeshttps://doi.org/10.1155/2009/758480openalex-snapshot

Time-Predictable Computer Architecture

inferred← citeshttps://doi.org/10.1515/ecce-2016-0002openalex-snapshot

Improving the Performance of CPU Architectures by Reducing the Operating System Overhead (Extended Version)

inferred← citeshttps://doi.org/10.1631/jzus.c0910096openalex-snapshot

Automatic actor-based program partitioning

inferred← citeshttps://doi.org/10.1631/jzus.c1300066openalex-snapshot

An analytical model for source code distributability verification

inferred← citeshttps://doi.org/10.17951/ai.2015.15.2.7-13openalex-snapshot

Transforming Source Code to Mathematical Relations for Performance Evaluation

inferred← citeshttps://doi.org/10.32657/10356/68990openalex-snapshot

The iDEA architecture-focused FPGA soft processor

inferred← citeshttps://doi.org/10.4236/jsea.2009.23021openalex-snapshot

Applying Heuristic Search for Distributed Software Performance Enhancement

Editorial review for independent work. ICSAC — the Institute for Complexity Science and Advanced Computing — runs a structured editorial panel for researchers publishing outside journals, and publishes on CiteStamp rails. Submission is free and goes through ORCID: icsacinstitute.org/submit.