On the public citation graph
The ALPHA language and its use for the design of systolic arrays
0 signed · 112 inferred · view as graph
Inferred edges come from two machine sources: sweeps of open repository metadata (mostly SSRN and Zenodo), and a bulk OpenAlex citation snapshot. Every row below is labelled with the one it came from. Neither is a complete citation index — absence here is not evidence of absence.
Is this your work? Sign in with ORCID and put your name on the
claims that are yours.
Reference health. See whether every reference in this work resolves to a
known work and none has been retracted — and get a dated CiteStamped
badge you can embed.
What this work says
Outgoing claims: the papers this work cites, builds on, or argues with.
inferredcites →https://doi.org/10.1007/3-540-16766-8_5openalex-snapshot
A unifying framework for systolic designs
inferredcites →https://doi.org/10.1007/3-540-17943-7_135openalex-snapshot
Systolic array synthesis by static analysis of program dependencies
inferredcites →https://doi.org/10.1007/978-3-642-95432-0_7openalex-snapshot
Optimizing Synchronous Circuitry by Retiming (Preliminary Version)
inferredcites →https://doi.org/10.1007/bf02477176openalex-snapshot
The mapping of linear recurrence equations on regular arrays
inferredcites →https://doi.org/10.1016/0304-3975(93)90326-oopenalex-snapshot
Computability of recurrence equations
inferredcites →https://doi.org/10.1109/5.4402openalex-snapshot
Regular iterative algorithms and their implementation on processor arrays
inferredcites →https://doi.org/10.1109/icassp.1985.1168513openalex-snapshot
Systematic approaches to the design of algorithmically specified systolic arrays
inferredcites →https://doi.org/10.1109/mcse.2024.3483469openalex-snapshot
IEEE Transactions on Computers
inferredcites →https://doi.org/10.1109/tassp.1986.1164809openalex-snapshot
Signal--A data flow-oriented language for signal processing
inferredcites →https://doi.org/10.1109/tc.1982.1675929openalex-snapshot
On the Analysis and Synthesis of VLSI Algorithms
inferredcites →https://doi.org/10.1145/321406.321418openalex-snapshot
The Organization of Computations for Uniform Recurrence Equations
inferredcites →https://doi.org/10.1145/359636.359715openalex-snapshot
Lucid, a nonprocedural language with iteration
inferredcites →https://doi.org/10.1145/41625.41641openalex-snapshot
LUSTRE: a declarative language for real-time programming
inferredcites →https://doi.org/10.1145/773453.808184openalex-snapshot
Automatic synthesis of systolic arrays from uniform recurrent equations
inferredcites →https://doi.org/10.1145/773453.808186openalex-snapshot
Data broadcasting in linearly scheduled array processors
inferredcites →https://doi.org/10.1145/800015.808184openalex-snapshot
Automatic synthesis of systolic arrays from uniform recurrent equations
inferredcites →https://doi.org/10.1145/800015.808186openalex-snapshot
Data broadcasting in linearly scheduled array processors
inferredcites →https://doi.org/10.2307/253980openalex-snapshot
Theory of Linear and Integer Programming
What points at this work
Incoming claims: where this work appears in other papers’ reference lists and arguments.
inferred← citeshttps://doi.org/10.1007/0-306-48706-3_13openalex-snapshot
Application-Domain-Driven System Design for Pervasive Video Processing
inferred← citeshttps://doi.org/10.1007/3-540-44743-1_36openalex-snapshot
Compilation Principle of a Specification Language Dedicated to Signal Processing
inferred← citeshttps://doi.org/10.1007/3-540-44905-1_14openalex-snapshot
Application of the Polytope Model to Functional Programs
inferred← citeshttps://doi.org/10.1007/3-540-45492-6_33openalex-snapshot
High Level Software Synthesis of Affine Iterative Algorithms onto Parallel Architectures
inferred← citeshttps://doi.org/10.1007/3-540-45706-2_17openalex-snapshot
Multi-periodic Process Networks: Prototyping and Verifying Stream-Processing Systems
inferred← citeshttps://doi.org/10.1007/3-540-45706-2_40openalex-snapshot
On the Equivalence of Two Systems of Affine Recurrence Equations
inferred← citeshttps://doi.org/10.1007/3-540-48311-x_53openalex-snapshot
Scheduling Structured Systems
inferred← citeshttps://doi.org/10.1007/3-540-55160-3_51openalex-snapshot
The palindrome systolic array revisited
inferred← citeshttps://doi.org/10.1007/3-540-55210-3_220openalex-snapshot
ALPHA DU CENTAUR: An environment for the design of systolic arrays
inferred← citeshttps://doi.org/10.1007/3-540-56346-6_25openalex-snapshot
From equations to hardware. Towards the systematic mapping of algorithms onto parallel architectures
inferred← citeshttps://doi.org/10.1007/3-540-56883-2_17openalex-snapshot
A systolizing compilation scheme for nested loops with linear bounds
inferred← citeshttps://doi.org/10.1007/3-540-57208-2_28openalex-snapshot
Loop parallelization in the polytope model
inferred← citeshttps://doi.org/10.1007/3-540-60294-1_111openalex-snapshot
Compiling regular arrays onto FPGAs
inferred← citeshttps://doi.org/10.1007/3-540-61626-8_64openalex-snapshot
Classifying loops for space-time mapping
inferred← citeshttps://doi.org/10.1007/978-0-387-34880-3_9openalex-snapshot
Framework and Multi-Formalism: the ASAR Project
inferred← citeshttps://doi.org/10.1007/978-0-387-34984-8_12openalex-snapshot
OPERA: A Toolbox For Loop Parallelization
inferred← citeshttps://doi.org/10.1007/978-1-4615-3242-2_6openalex-snapshot
Regular Array Synthesis for Image and Video Applications
inferred← citeshttps://doi.org/10.1007/978-3-540-27776-7_26openalex-snapshot
Architecture Exploration for 3G Telephony Applications Using a Hardware–Software Prototyping Platform
inferred← citeshttps://doi.org/10.1007/978-3-540-27776-7_45openalex-snapshot
Scalable and Modular Scheduling
inferred← citeshttps://doi.org/10.1007/978-3-662-43880-0_34openalex-snapshot
Hybrid Genetic Algorithm for Allocation Mapping in Processor Array Design
inferred← citeshttps://doi.org/10.1007/bf00924526openalex-snapshot
Linear mappings ofn-dimensional uniform recurrences ontok-dimensional systolic arrays
inferred← citeshttps://doi.org/10.1007/bf01407835openalex-snapshot
Some efficient solutions to the affine scheduling problem. I. One-dimensional time
inferred← citeshttps://doi.org/10.1007/bf02577769openalex-snapshot
Using affine closure to find legal reordering transformations
inferred← citeshttps://doi.org/10.1007/bf02577774openalex-snapshot
A communication scheme for the distributed execution of loop nests withwhile loops
inferred← citeshttps://doi.org/10.1007/bfb0025874openalex-snapshot
Finding legal reordering transformations using mappings
inferred← citeshttps://doi.org/10.1007/bfb0046638openalex-snapshot
A toolbox for affine recurrence equations parallelization
inferred← citeshttps://doi.org/10.1007/s10703-006-0013-2openalex-snapshot
Some ways to reduce the space dimension in polyhedra computations
inferred← citeshttps://doi.org/10.1007/s10766-006-0011-4openalex-snapshot
Scalable and Structured Scheduling
inferred← citeshttps://doi.org/10.1007/s10766-021-00694-2openalex-snapshot
Monoparametric Tiling of Polyhedral Programs
inferred← citeshttps://doi.org/10.1007/s11045-009-0085-4openalex-snapshot
Array-OL with delays, a domain specific specification language for multidimensional intensive signal processing
inferred← citeshttps://doi.org/10.1016/0167-8191(94)90002-7openalex-snapshot
Automating non-unimodular loop transformations for massive parallelism
inferred← citeshttps://doi.org/10.1016/j.amc.2004.09.045openalex-snapshot
Optimal systolic array algorithms for tensor product
inferred← citeshttps://doi.org/10.1016/s1383-7621(00)00052-7openalex-snapshot
An integrated system for developing regular array designs
inferred← citeshttps://doi.org/10.1023/a:1013679420784openalex-snapshot
Configuring of Algorithms in Mapping into Hardware
inferred← citeshttps://doi.org/10.1080/00207160210953openalex-snapshot
Space-Time Equations for Non-Unimodular Mappings
inferred← citeshttps://doi.org/10.1080/01495730008947353openalex-snapshot
Advanced Regular Array Design
inferred← citeshttps://doi.org/10.1080/01495730008947354openalex-snapshot
A LIBRARY FOR DOING POLYHEDRAL OPERATIONS
inferred← citeshttps://doi.org/10.1080/01495730008947355openalex-snapshot
PROCESSOR-TIME-OPTIMAL SYSTOLIC ARRAYS
inferred← citeshttps://doi.org/10.1080/10637199708915588openalex-snapshot
OPTIMAL SYSTOLIC ARRAYS FOR REAL-TIME IMPLEMENTATION OF THE MODIFIED COVARIANCE SPECTRAL ESTIMATOR
inferred← citeshttps://doi.org/10.1109/12.589218openalex-snapshot
Multirate VLSI arrays and their synthesis
inferred← citeshttps://doi.org/10.1109/78.553544openalex-snapshot
Analysis of multidimensional DSP specifications
inferred← citeshttps://doi.org/10.1109/aispas.1995.401360openalex-snapshot
On the parallelization of loop nests containing while loops
inferred← citeshttps://doi.org/10.1109/asap.1994.331803openalex-snapshot
Regular array synthesis using ALPHA
inferred← citeshttps://doi.org/10.1109/asap.1994.331806openalex-snapshot
Verification of regular architectures using ALPHA: a case study
inferred← citeshttps://doi.org/10.1109/asap.1995.522936openalex-snapshot
A design tool for the specification and the simulation of array processors architectures application to image processing: the extraction of regions of interests
inferred← citeshttps://doi.org/10.1109/asap.1995.523640openalex-snapshot
Synthesis of multirate VLSI arrays
inferred← citeshttps://doi.org/10.1109/asap.1996.544733openalex-snapshot
Hierarchical static analysis of structured systems of affine recurrence equations
inferred← citeshttps://doi.org/10.1109/asap.1997.606830openalex-snapshot
Libraries of schedule-free operators in Alpha
inferred← citeshttps://doi.org/10.1109/asap.2004.1342454openalex-snapshot
Modeling and scheduling parallel data flow systems sing structured systems of recurrence equations
inferred← citeshttps://doi.org/10.1109/asap.2004.29openalex-snapshot
Modeling and scheduling parallel data flow systems using structured systems of recurrence equations
inferred← citeshttps://doi.org/10.1109/asap.2010.5540760openalex-snapshot
Modeling and synthesis of communication subsystems for loop accelerator pipelines
inferred← citeshttps://doi.org/10.1109/ccece.1999.807259openalex-snapshot
A parallel architecture for adaptive channel equalization based on Kalman filter using MMAlpha
inferred← citeshttps://doi.org/10.1109/fccm.2019.00033openalex-snapshot
T2S-Tensor: Productively Generating High-Performance Spatial Hardware for Dense Tensor Computations
inferred← citeshttps://doi.org/10.1109/hsc.1994.336726openalex-snapshot
Towards a multi-formalism framework for architectural synthesis: the ASAR project
inferred← citeshttps://doi.org/10.1109/ipps.1995.395863openalex-snapshot
On deriving data parallel code from a functional program
inferred← citeshttps://doi.org/10.1109/ipps.1998.669897openalex-snapshot
Processor lower bound formulas for array computations and parametric Diophantine systems
inferred← citeshttps://doi.org/10.1109/pmmp.1993.315551openalex-snapshot
An experimental parallelizing systolic compiler for regular programs
inferred← citeshttps://doi.org/10.1109/pmmpc.1995.504337openalex-snapshot
Structuration of the ALPHA language
inferred← citeshttps://doi.org/10.1109/spdp.1993.395490openalex-snapshot
An algorithm to automate non-unimodular transformations of loop nests
inferred← citeshttps://doi.org/10.1109/tcad.2022.3201494openalex-snapshot
Increasing FPGA Accelerators Memory Bandwidth With a Burst-Friendly Memory Layout
inferred← citeshttps://doi.org/10.1109/tcad.2022.3209949openalex-snapshot
Automatic Generation of Spatial Accelerator for Tensor Algebra
inferred← citeshttps://doi.org/10.1109/tcad.2024.3471903openalex-snapshot
MCSSA: A Stream-Based Multiconcurrency Systolic Sorting Array Combining Merge Tree
inferred← citeshttps://doi.org/10.1109/tencon.1994.369239openalex-snapshot
SysPar: a software package for systolising and parallelising nested loop algorithms
inferred← citeshttps://doi.org/10.1109/tpds.2024.3434332openalex-snapshot
SSA: A Uniformly Recursive Bidirection-Sequence Systolic Sorter Array
inferred← citeshttps://doi.org/10.1109/vlsisp.1994.574768openalex-snapshot
What is a multirate array?
inferred← citeshttps://doi.org/10.1109/wcre.2003.1287260openalex-snapshot
Algorithm recognition based on demand-driven data-.ow analysis
inferred← citeshttps://doi.org/10.1142/s0129054198000295openalex-snapshot
PROCESSOR LOWER BOUND FORMULAS FOR ARRAY COMPUTATIONS AND PARAMETRIC DIOPHANTINE SYSTEMS
inferred← citeshttps://doi.org/10.1145/2254064.2254080openalex-snapshot
Synthesising graphics card programs from DSLs
inferred← citeshttps://doi.org/10.1145/2345156.2254080openalex-snapshot
Synthesising graphics card programs from DSLs
inferred← citeshttps://doi.org/10.1145/2975980.2975983openalex-snapshot
Arrp: a functional language with multi-dimensional signals and recurrence equations
inferred← citeshttps://doi.org/10.1145/3330999openalex-snapshot
Polyhedral Compilation for Multi-dimensional Stream Processing
inferred← citeshttps://doi.org/10.1145/3527328openalex-snapshot
End-to-end translation validation for the halide language
inferred← citeshttps://doi.org/10.1145/365151.365152openalex-snapshot
Optimizing memory usage in the polyhedral model
inferred← citeshttps://doi.org/10.1145/3704839openalex-snapshot
Maximal Simplification of Polyhedral Reductions
inferred← citeshttps://doi.org/10.1145/564870.564888openalex-snapshot
Scheduling reductions on realistic machines
inferred← citeshttps://doi.org/10.25560/5589openalex-snapshot
Indexed dependence metadata and its applications in software performance optimisation
inferred← citeshttps://doi.org/10.25675/3.023296openalex-snapshot
Beyond shared memory loop parallelism in the polyhedral model
inferred← citeshttps://doi.org/10.48550/arxiv.1802.04730openalex-snapshot
Tensor Comprehensions: Framework-Agnostic High-Performance Machine Learning Abstractions
inferred← citeshttps://doi.org/10.48550/arxiv.2010.15884openalex-snapshot
Systolic Computing on GPUs for Productive Performance
inferred← citeshttps://doi.org/10.70675/244664a3z92e0z4f77z970dzf1ee4f55b83bopenalex-snapshot
Co-Design de l’application H264 et implantation sur un NoC-GALS
inferred← citeshttps://doi.org/10.70675/93ae0f87zccd1z45c3zafc9z395cf2973bcaopenalex-snapshot
Scalable Trace-based Compile-Time Memory Allocation
inferred← citeshttps://doi.org/10.70675/dee6cb64z2135z4b1az944bz9d304ab4a6e1openalex-snapshot
Models, Analysis and Execution of Audio Graphs in Interactive Multimedia Systems
inferred← citeshttps://doi.org/10.70675/eb413d52z4e62z4a69zae52z3a63b645c812openalex-snapshot
Automating the derivation of memory allocations for acceleration of polyhedral programs
inferred← citeshttps://doi.org/10.70675/f617f2ebzfaf0z4326z86d2z743244d3a16bopenalex-snapshot
A synchronous functional language with integer clocks
inferred← citeshttps://doi.org/10.7936/k7fq9tncopenalex-snapshot
Parallelization of dynamic programming recurrences in computational biology
Editorial review for independent work. ICSAC — the Institute for Complexity
Science and Advanced Computing — runs a structured editorial panel for researchers
publishing outside journals, and publishes on CiteStamp rails. Submission is free
and goes through ORCID: icsacinstitute.org/submit.